[−][src]Struct stm32wb_pac::rcc::RegisterBlock

#[repr(C)]
pub struct RegisterBlock {
    pub cr: CR,
    pub icscr: ICSCR,
    pub cfgr: CFGR,
    pub pllcfgr: PLLCFGR,
    pub pllsai1cfgr: PLLSAI1CFGR,
    pub cier: CIER,
    pub cifr: CIFR,
    pub cicr: CICR,
    pub smpscr: SMPSCR,
    pub ahb1rstr: AHB1RSTR,
    pub ahb2rstr: AHB2RSTR,
    pub ahb3rstr: AHB3RSTR,
    pub apb1rstr1: APB1RSTR1,
    pub apb1rstr2: APB1RSTR2,
    pub apb2rstr: APB2RSTR,
    pub apb3rstr: APB3RSTR,
    pub ahb1enr: AHB1ENR,
    pub ahb2enr: AHB2ENR,
    pub ahb3enr: AHB3ENR,
    pub apb1enr1: APB1ENR1,
    pub apb1enr2: APB1ENR2,
    pub apb2enr: APB2ENR,
    pub ahb1smenr: AHB1SMENR,
    pub ahb2smenr: AHB2SMENR,
    pub ahb3smenr: AHB3SMENR,
    pub apb1smenr1: APB1SMENR1,
    pub apb1smenr2: APB1SMENR2,
    pub apb2smenr: APB2SMENR,
    pub ccipr: CCIPR,
    pub bdcr: BDCR,
    pub csr: CSR,
    pub crrcr: CRRCR,
    pub hsecr: HSECR,
    pub extcfgr: EXTCFGR,
    pub c2ahb1enr: C2AHB1ENR,
    pub c2ahb2enr: C2AHB2ENR,
    pub c2ahb3enr: C2AHB3ENR,
    pub c2apb1enr1: C2APB1ENR1,
    pub c2apb1enr2: C2APB1ENR2,
    pub c2apb2enr: C2APB2ENR,
    pub c2apb3enr: C2APB3ENR,
    pub c2ahb1smenr: C2AHB1SMENR,
    pub c2ahb2smenr: C2AHB2SMENR,
    pub c2ahb3smenr: C2AHB3SMENR,
    pub c2apb1smenr1: C2APB1SMENR1,
    pub c2apb1smenr2: C2APB1SMENR2,
    pub c2apb2smenr: C2APB2SMENR,
    pub c2apb3smenr: C2APB3SMENR,
    // some fields omitted
}

Register block

Fields

cr: CR

0x00 - Clock control register

icscr: ICSCR

0x04 - Internal clock sources calibration register

cfgr: CFGR

0x08 - Clock configuration register

pllcfgr: PLLCFGR

0x0c - PLLSYS configuration register

pllsai1cfgr: PLLSAI1CFGR

0x10 - PLLSAI1 configuration register

cier: CIER

0x18 - Clock interrupt enable register

cifr: CIFR

0x1c - Clock interrupt flag register

cicr: CICR

0x20 - Clock interrupt clear register

smpscr: SMPSCR

0x24 - Step Down converter control register

ahb1rstr: AHB1RSTR

0x28 - AHB1 peripheral reset register

ahb2rstr: AHB2RSTR

0x2c - AHB2 peripheral reset register

ahb3rstr: AHB3RSTR

0x30 - AHB3 peripheral reset register

apb1rstr1: APB1RSTR1

0x38 - APB1 peripheral reset register 1

apb1rstr2: APB1RSTR2

0x3c - APB1 peripheral reset register 2

apb2rstr: APB2RSTR

0x40 - APB2 peripheral reset register

apb3rstr: APB3RSTR

0x44 - APB3 peripheral reset register

ahb1enr: AHB1ENR

0x48 - AHB1 peripheral clock enable register

ahb2enr: AHB2ENR

0x4c - AHB2 peripheral clock enable register

ahb3enr: AHB3ENR

0x50 - AHB3 peripheral clock enable register

apb1enr1: APB1ENR1

0x58 - APB1ENR1

apb1enr2: APB1ENR2

0x5c - APB1 peripheral clock enable register 2

apb2enr: APB2ENR

0x60 - APB2ENR

ahb1smenr: AHB1SMENR

0x68 - AHB1 peripheral clocks enable in Sleep and Stop modes register

ahb2smenr: AHB2SMENR

0x6c - AHB2 peripheral clocks enable in Sleep and Stop modes register

ahb3smenr: AHB3SMENR

0x70 - AHB3 peripheral clocks enable in Sleep and Stop modes register

apb1smenr1: APB1SMENR1

0x78 - APB1SMENR1

apb1smenr2: APB1SMENR2

0x7c - APB1 peripheral clocks enable in Sleep and Stop modes register 2

apb2smenr: APB2SMENR

0x80 - APB2SMENR

ccipr: CCIPR

0x88 - CCIPR

bdcr: BDCR

0x90 - BDCR

csr: CSR

0x94 - CSR

crrcr: CRRCR

0x98 - Clock recovery RC register

hsecr: HSECR

0x9c - Clock HSE register

extcfgr: EXTCFGR

0x108 - Extended clock recovery register

c2ahb1enr: C2AHB1ENR

0x148 - CPU2 AHB1 peripheral clock enable register

c2ahb2enr: C2AHB2ENR

0x14c - CPU2 AHB2 peripheral clock enable register

c2ahb3enr: C2AHB3ENR

0x150 - CPU2 AHB3 peripheral clock enable register

c2apb1enr1: C2APB1ENR1

0x158 - CPU2 APB1ENR1

c2apb1enr2: C2APB1ENR2

0x15c - CPU2 APB1 peripheral clock enable register 2

c2apb2enr: C2APB2ENR

0x160 - CPU2 APB2ENR

c2apb3enr: C2APB3ENR

0x164 - CPU2 APB3ENR

c2ahb1smenr: C2AHB1SMENR

0x168 - CPU2 AHB1 peripheral clocks enable in Sleep and Stop modes register

c2ahb2smenr: C2AHB2SMENR

0x16c - CPU2 AHB2 peripheral clocks enable in Sleep and Stop modes register

c2ahb3smenr: C2AHB3SMENR

0x170 - CPU2 AHB3 peripheral clocks enable in Sleep and Stop modes register

c2apb1smenr1: C2APB1SMENR1

0x178 - CPU2 APB1SMENR1

c2apb1smenr2: C2APB1SMENR2

0x17c - CPU2 APB1 peripheral clocks enable in Sleep and Stop modes register 2

c2apb2smenr: C2APB2SMENR

0x180 - CPU2 APB2SMENR

c2apb3smenr: C2APB3SMENR

0x184 - CPU2 APB3SMENR

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized, [src]

impl<T> Borrow<T> for T where
    T: ?Sized, [src]

impl<T> BorrowMut<T> for T where
    T: ?Sized, [src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, [src]

impl<T> Same<T> for T

type Output = T

Should always be Self

impl<T, U> TryFrom<U> for T where
    U: Into<T>, [src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.