[−][src]Struct stm32wb_pac::exti::RegisterBlock

#[repr(C)]
pub struct RegisterBlock {
    pub rtsr1: RTSR1,
    pub ftsr1: FTSR1,
    pub swier1: SWIER1,
    pub pr1: PR1,
    pub rtsr2: RTSR2,
    pub ftsr2: FTSR2,
    pub swier2: SWIER2,
    pub pr2: PR2,
    pub c1imr1: C1IMR1,
    pub c1emr1: C1EMR1,
    pub c1imr2: C1IMR2,
    pub c1emr2: C1EMR2,
    pub c2imr1: C2IMR1,
    pub c2emr1: C2EMR1,
    pub c2imr2: C2IMR2,
    pub c2emr2: C2EMR2,
    pub hwcfgr7: HWCFGR7,
    pub hwcfgr6: HWCFGR6,
    pub hwcfgr5: HWCFGR5,
    pub hwcfgr4: HWCFGR4,
    pub hwcfgr3: HWCFGR3,
    pub hwcfgr2: HWCFGR2,
    pub hwcfgr1: HWCFGR1,
    pub verr: VERR,
    pub ipidr: IPIDR,
    pub sidr: SIDR,
    // some fields omitted
}

Register block

Fields

rtsr1: RTSR1

0x00 - rising trigger selection register

ftsr1: FTSR1

0x04 - falling trigger selection register

swier1: SWIER1

0x08 - software interrupt event register

pr1: PR1

0x0c - EXTI pending register

rtsr2: RTSR2

0x20 - rising trigger selection register

ftsr2: FTSR2

0x24 - falling trigger selection register

swier2: SWIER2

0x28 - software interrupt event register

pr2: PR2

0x2c - pending register

c1imr1: C1IMR1

0x80 - CPUm wakeup with interrupt mask register

c1emr1: C1EMR1

0x84 - CPUm wakeup with event mask register

c1imr2: C1IMR2

0x90 - CPUm wakeup with interrupt mask register

c1emr2: C1EMR2

0x94 - CPUm wakeup with event mask register

c2imr1: C2IMR1

0xc0 - CPUm wakeup with interrupt mask register

c2emr1: C2EMR1

0xc4 - CPUm wakeup with event mask register

c2imr2: C2IMR2

0xd0 - CPUm wakeup with interrupt mask register

c2emr2: C2EMR2

0xd4 - CPUm wakeup with event mask register

hwcfgr7: HWCFGR7

0x3d8 - EXTI Hardware configuration registers

hwcfgr6: HWCFGR6

0x3dc - Hardware configuration registers

hwcfgr5: HWCFGR5

0x3e0 - Hardware configuration registers

hwcfgr4: HWCFGR4

0x3e4 - Hardware configuration registers

hwcfgr3: HWCFGR3

0x3e8 - Hardware configuration registers

hwcfgr2: HWCFGR2

0x3ec - Hardware configuration registers

hwcfgr1: HWCFGR1

0x3f0 - Hardware configuration register 1

verr: VERR

0x3f4 - EXTI IP Version register

ipidr: IPIDR

0x3f8 - Identification register

sidr: SIDR

0x3fc - Size ID register

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized, [src]

impl<T> Borrow<T> for T where
    T: ?Sized, [src]

impl<T> BorrowMut<T> for T where
    T: ?Sized, [src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, [src]

impl<T> Same<T> for T

type Output = T

Should always be Self

impl<T, U> TryFrom<U> for T where
    U: Into<T>, [src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.