1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! DSI Host
//!
//! Used by: stm32f765, stm32f7x7, stm32f7x9
#[cfg(not(feature = "nosync"))]
pub use crate::stm32f7::peripherals::dsi::Instance;
pub use crate::stm32f7::peripherals::dsi::{RegisterBlock, ResetValues};
pub use crate::stm32f7::peripherals::dsi::{
CCR, CLCR, CLTCR, CMCR, CR, DLTCR, FIR0, FIR1, GHCR, GPDR, GPSR, GVCIDR, IER0, IER1, ISR0,
ISR1, LCCCR, LCCR, LCOLCR, LCVCIDR, LPCR, LPMCCR, LPMCR, LVCIDR, MCR, PCONFR, PCR, PCTLR, PSR,
PTTCR, PUCR, TCCR0, TCCR1, TCCR2, TCCR3, TCCR4, TCCR5, VCCCR, VCCR, VHBPCCR, VHBPCR, VHSACCR,
VHSACR, VLCCR, VLCR, VMCCR, VMCR, VNPCCR, VNPCR, VPCCR, VPCR, VR, VSCR, VVACCR, VVACR, VVBPCCR,
VVBPCR, VVFPCCR, VVFPCR, VVSACCR, VVSACR, WCFGR, WCR, WIER, WIFCR, WISR, WPCR1, WPCR2, WPCR3,
WPCR4, WPCR5, WRPCR,
};
/// Access functions for the DSI peripheral instance
pub mod DSI {
use super::ResetValues;
#[cfg(not(feature = "nosync"))]
use super::Instance;
#[cfg(not(feature = "nosync"))]
const INSTANCE: Instance = Instance {
addr: 0x40016c00,
_marker: ::core::marker::PhantomData,
};
/// Reset values for each field in DSI
pub const reset: ResetValues = ResetValues {
VR: 0x3133302A,
CR: 0x00000000,
CCR: 0x00000000,
LVCIDR: 0x00000000,
LCOLCR: 0x00000000,
LPCR: 0x00000000,
LPMCR: 0x00000000,
PCR: 0x00000000,
GVCIDR: 0x00000000,
MCR: 0x00000000,
VMCR: 0x00000000,
VPCR: 0x00000000,
VCCR: 0x00000000,
VNPCR: 0x00000000,
VHSACR: 0x00000000,
VHBPCR: 0x00000000,
VLCR: 0x00000000,
VVSACR: 0x00000000,
VVBPCR: 0x00000000,
VVFPCR: 0x00000000,
VVACR: 0x00000000,
LCCR: 0x00000000,
CMCR: 0x00000000,
GHCR: 0x00000000,
GPDR: 0x00000000,
GPSR: 0x00000000,
TCCR0: 0x00000000,
TCCR1: 0x00000000,
TCCR2: 0x00000000,
TCCR3: 0x00000000,
TCCR4: 0x00000000,
TCCR5: 0x00000000,
CLCR: 0x00000000,
CLTCR: 0x00000000,
DLTCR: 0x00000000,
PCTLR: 0x00000000,
PCONFR: 0x00000000,
PUCR: 0x00000000,
PTTCR: 0x00000000,
PSR: 0x00000000,
ISR0: 0x00000000,
ISR1: 0x00000000,
IER0: 0x00000000,
IER1: 0x00000000,
FIR0: 0x00000000,
FIR1: 0x00000000,
VSCR: 0x00000000,
LCVCIDR: 0x00000000,
LCCCR: 0x00000000,
LPMCCR: 0x00000000,
VMCCR: 0x00000000,
VPCCR: 0x00000000,
VCCCR: 0x00000000,
VNPCCR: 0x00000000,
VHSACCR: 0x00000000,
VHBPCCR: 0x00000000,
VLCCR: 0x00000000,
VVSACCR: 0x00000000,
VVBPCCR: 0x00000000,
VVFPCCR: 0x00000000,
VVACCR: 0x00000000,
WCFGR: 0x00000000,
WCR: 0x00000000,
WIER: 0x00000000,
WISR: 0x00000000,
WIFCR: 0x00000000,
WPCR1: 0x00000000,
WPCR2: 0x00000000,
WPCR3: 0x00000000,
WPCR4: 0x3133302A,
WPCR5: 0x00000000,
WRPCR: 0x00000000,
};
#[cfg(not(feature = "nosync"))]
#[allow(renamed_and_removed_lints)]
#[allow(private_no_mangle_statics)]
#[no_mangle]
static mut DSI_TAKEN: bool = false;
/// Safe access to DSI
///
/// This function returns `Some(Instance)` if this instance is not
/// currently taken, and `None` if it is. This ensures that if you
/// do get `Some(Instance)`, you are ensured unique access to
/// the peripheral and there cannot be data races (unless other
/// code uses `unsafe`, of course). You can then pass the
/// `Instance` around to other functions as required. When you're
/// done with it, you can call `release(instance)` to return it.
///
/// `Instance` itself dereferences to a `RegisterBlock`, which
/// provides access to the peripheral's registers.
#[cfg(not(feature = "nosync"))]
#[inline]
pub fn take() -> Option<Instance> {
external_cortex_m::interrupt::free(|_| unsafe {
if DSI_TAKEN {
None
} else {
DSI_TAKEN = true;
Some(INSTANCE)
}
})
}
/// Release exclusive access to DSI
///
/// This function allows you to return an `Instance` so that it
/// is available to `take()` again. This function will panic if
/// you return a different `Instance` or if this instance is not
/// already taken.
#[cfg(not(feature = "nosync"))]
#[inline]
pub fn release(inst: Instance) {
external_cortex_m::interrupt::free(|_| unsafe {
if DSI_TAKEN && inst.addr == INSTANCE.addr {
DSI_TAKEN = false;
} else {
panic!("Released a peripheral which was not taken");
}
});
}
/// Unsafely steal DSI
///
/// This function is similar to take() but forcibly takes the
/// Instance, marking it as taken irregardless of its previous
/// state.
#[cfg(not(feature = "nosync"))]
#[inline]
pub unsafe fn steal() -> Instance {
DSI_TAKEN = true;
INSTANCE
}
}
/// Raw pointer to DSI
///
/// Dereferencing this is unsafe because you are not ensured unique
/// access to the peripheral, so you may encounter data races with
/// other users of this peripheral. It is up to you to ensure you
/// will not cause data races.
///
/// This constant is provided for ease of use in unsafe code: you can
/// simply call for example `write_reg!(gpio, GPIOA, ODR, 1);`.
pub const DSI: *const RegisterBlock = 0x40016c00 as *const _;