stm32ral 0.8.0

Register access layer for all STM32 microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85

#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! Trace Port Interface Unit
//!
//! Used by: armv7em, armv7m

use crate::{RORegister, RWRegister, WORegister};
#[cfg(not(feature = "nosync"))]
use core::marker::PhantomData;

/// Supported Parallel Port Sizes Register
pub mod SSPSR {}

/// Current Parallel Port Size Register
pub mod CSPSR {}

/// Asynchronous Clock Prescaler Register
pub mod ACPR {}

/// Selected Pin Protocol Register
pub mod SPPR {}

/// TPIU Type Register
pub mod TYPE {}

/// Lock Status Register
pub mod LSR {}

/// Lock Access Register
pub mod LAR {}
#[repr(C)]
pub struct RegisterBlock {
    /// Supported Parallel Port Sizes Register
    pub SSPSR: RORegister<u32>,

    /// Current Parallel Port Size Register
    pub CSPSR: RWRegister<u32>,

    _reserved1: [u8; 8],

    /// Asynchronous Clock Prescaler Register
    pub ACPR: RWRegister<u32>,

    _reserved2: [u8; 220],

    /// Selected Pin Protocol Register
    pub SPPR: RWRegister<u32>,

    _reserved3: [u8; 3772],

    /// Lock Access Register
    pub LAR: WORegister<u32>,

    /// Lock Status Register
    pub LSR: RORegister<u32>,

    _reserved4: [u8; 16],

    /// TPIU Type Register
    pub TYPE: RORegister<u32>,
}
pub struct ResetValues {
    pub SSPSR: u32,
    pub CSPSR: u32,
    pub ACPR: u32,
    pub SPPR: u32,
    pub LAR: u32,
    pub LSR: u32,
    pub TYPE: u32,
}
#[cfg(not(feature = "nosync"))]
pub struct Instance {
    pub(crate) addr: u32,
    pub(crate) _marker: PhantomData<*const RegisterBlock>,
}
#[cfg(not(feature = "nosync"))]
impl ::core::ops::Deref for Instance {
    type Target = RegisterBlock;
    #[inline(always)]
    fn deref(&self) -> &RegisterBlock {
        unsafe { &*(self.addr as *const _) }
    }
}
#[cfg(feature = "rtic")]
unsafe impl Send for Instance {}