stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

///Register `_CR1` reader
pub type R = crate::R<_CR1rs>;
///Register `_CR1` writer
pub type W = crate::W<_CR1rs>;
///Field `CEN` reader - CEN
pub type CEN_R = crate::BitReader;
///Field `CEN` writer - CEN
pub type CEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UDIS` reader - UDIS
pub type UDIS_R = crate::BitReader;
///Field `UDIS` writer - UDIS
pub type UDIS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `URS` reader - URS
pub type URS_R = crate::BitReader;
///Field `URS` writer - URS
pub type URS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OPM` reader - OPM
pub type OPM_R = crate::BitReader;
///Field `OPM` writer - OPM
pub type OPM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ARPE` reader - ARPE
pub type ARPE_R = crate::BitReader;
///Field `ARPE` writer - ARPE
pub type ARPE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CKD` reader - CKD
pub type CKD_R = crate::FieldReader;
///Field `CKD` writer - CKD
pub type CKD_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `UIFREMAP` reader - UIFREMAP
pub type UIFREMAP_R = crate::BitReader;
///Field `UIFREMAP` writer - UIFREMAP
pub type UIFREMAP_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - CEN
    #[inline(always)]
    pub fn cen(&self) -> CEN_R {
        CEN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - UDIS
    #[inline(always)]
    pub fn udis(&self) -> UDIS_R {
        UDIS_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - URS
    #[inline(always)]
    pub fn urs(&self) -> URS_R {
        URS_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - OPM
    #[inline(always)]
    pub fn opm(&self) -> OPM_R {
        OPM_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 7 - ARPE
    #[inline(always)]
    pub fn arpe(&self) -> ARPE_R {
        ARPE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bits 8:9 - CKD
    #[inline(always)]
    pub fn ckd(&self) -> CKD_R {
        CKD_R::new(((self.bits >> 8) & 3) as u8)
    }
    ///Bit 11 - UIFREMAP
    #[inline(always)]
    pub fn uifremap(&self) -> UIFREMAP_R {
        UIFREMAP_R::new(((self.bits >> 11) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("_CR1")
            .field("cen", &self.cen())
            .field("udis", &self.udis())
            .field("urs", &self.urs())
            .field("opm", &self.opm())
            .field("arpe", &self.arpe())
            .field("ckd", &self.ckd())
            .field("uifremap", &self.uifremap())
            .finish()
    }
}
impl W {
    ///Bit 0 - CEN
    #[inline(always)]
    pub fn cen(&mut self) -> CEN_W<_CR1rs> {
        CEN_W::new(self, 0)
    }
    ///Bit 1 - UDIS
    #[inline(always)]
    pub fn udis(&mut self) -> UDIS_W<_CR1rs> {
        UDIS_W::new(self, 1)
    }
    ///Bit 2 - URS
    #[inline(always)]
    pub fn urs(&mut self) -> URS_W<_CR1rs> {
        URS_W::new(self, 2)
    }
    ///Bit 3 - OPM
    #[inline(always)]
    pub fn opm(&mut self) -> OPM_W<_CR1rs> {
        OPM_W::new(self, 3)
    }
    ///Bit 7 - ARPE
    #[inline(always)]
    pub fn arpe(&mut self) -> ARPE_W<_CR1rs> {
        ARPE_W::new(self, 7)
    }
    ///Bits 8:9 - CKD
    #[inline(always)]
    pub fn ckd(&mut self) -> CKD_W<_CR1rs> {
        CKD_W::new(self, 8)
    }
    ///Bit 11 - UIFREMAP
    #[inline(always)]
    pub fn uifremap(&mut self) -> UIFREMAP_W<_CR1rs> {
        UIFREMAP_W::new(self, 11)
    }
}
/**TIM12 control register 1

You can [`read`](crate::Reg::read) this register and get [`_cr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`_cr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#TIM12:_CR1)*/
pub struct _CR1rs;
impl crate::RegisterSpec for _CR1rs {
    type Ux = u16;
}
///`read()` method returns [`_cr1::R`](R) reader structure
impl crate::Readable for _CR1rs {}
///`write(|w| ..)` method takes [`_cr1::W`](W) writer structure
impl crate::Writable for _CR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets _CR1 to value 0
impl crate::Resettable for _CR1rs {}