stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91

///Register `BSLOTR` reader
pub type R = crate::R<BSLOTRrs>;
///Register `BSLOTR` writer
pub type W = crate::W<BSLOTRrs>;
///Field `FBOFF` reader - FBOFF
pub type FBOFF_R = crate::FieldReader;
///Field `FBOFF` writer - FBOFF
pub type FBOFF_W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
///Field `SLOTSZ` reader - SLOTSZ
pub type SLOTSZ_R = crate::FieldReader;
///Field `SLOTSZ` writer - SLOTSZ
pub type SLOTSZ_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `NBSLOT` reader - NBSLOT
pub type NBSLOT_R = crate::FieldReader;
///Field `NBSLOT` writer - NBSLOT
pub type NBSLOT_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `SLOTEN` reader - SLOTEN
pub type SLOTEN_R = crate::FieldReader<u16>;
///Field `SLOTEN` writer - SLOTEN
pub type SLOTEN_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    ///Bits 0:4 - FBOFF
    #[inline(always)]
    pub fn fboff(&self) -> FBOFF_R {
        FBOFF_R::new((self.bits & 0x1f) as u8)
    }
    ///Bits 6:7 - SLOTSZ
    #[inline(always)]
    pub fn slotsz(&self) -> SLOTSZ_R {
        SLOTSZ_R::new(((self.bits >> 6) & 3) as u8)
    }
    ///Bits 8:11 - NBSLOT
    #[inline(always)]
    pub fn nbslot(&self) -> NBSLOT_R {
        NBSLOT_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    ///Bits 16:31 - SLOTEN
    #[inline(always)]
    pub fn sloten(&self) -> SLOTEN_R {
        SLOTEN_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("BSLOTR")
            .field("fboff", &self.fboff())
            .field("slotsz", &self.slotsz())
            .field("nbslot", &self.nbslot())
            .field("sloten", &self.sloten())
            .finish()
    }
}
impl W {
    ///Bits 0:4 - FBOFF
    #[inline(always)]
    pub fn fboff(&mut self) -> FBOFF_W<BSLOTRrs> {
        FBOFF_W::new(self, 0)
    }
    ///Bits 6:7 - SLOTSZ
    #[inline(always)]
    pub fn slotsz(&mut self) -> SLOTSZ_W<BSLOTRrs> {
        SLOTSZ_W::new(self, 6)
    }
    ///Bits 8:11 - NBSLOT
    #[inline(always)]
    pub fn nbslot(&mut self) -> NBSLOT_W<BSLOTRrs> {
        NBSLOT_W::new(self, 8)
    }
    ///Bits 16:31 - SLOTEN
    #[inline(always)]
    pub fn sloten(&mut self) -> SLOTEN_W<BSLOTRrs> {
        SLOTEN_W::new(self, 16)
    }
}
/**This register has no meaning in and SPDIF audio protocol

You can [`read`](crate::Reg::read) this register and get [`bslotr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`bslotr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#SAI1:BSLOTR)*/
pub struct BSLOTRrs;
impl crate::RegisterSpec for BSLOTRrs {
    type Ux = u32;
}
///`read()` method returns [`bslotr::R`](R) reader structure
impl crate::Readable for BSLOTRrs {}
///`write(|w| ..)` method takes [`bslotr::W`](W) writer structure
impl crate::Writable for BSLOTRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets BSLOTR to value 0
impl crate::Resettable for BSLOTRrs {}