stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71

///Register `C27ISR` reader
pub type R = crate::R<C27ISRrs>;
///Field `TEIF` reader - TEIF
pub type TEIF_R = crate::BitReader;
///Field `CTCIF` reader - CTCIF
pub type CTCIF_R = crate::BitReader;
///Field `BRTIF` reader - BRTIF
pub type BRTIF_R = crate::BitReader;
///Field `BTIF` reader - BTIF
pub type BTIF_R = crate::BitReader;
///Field `TCIF` reader - TCIF
pub type TCIF_R = crate::BitReader;
///Field `CRQA` reader - CRQA
pub type CRQA_R = crate::BitReader;
impl R {
    ///Bit 0 - TEIF
    #[inline(always)]
    pub fn teif(&self) -> TEIF_R {
        TEIF_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - CTCIF
    #[inline(always)]
    pub fn ctcif(&self) -> CTCIF_R {
        CTCIF_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - BRTIF
    #[inline(always)]
    pub fn brtif(&self) -> BRTIF_R {
        BRTIF_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - BTIF
    #[inline(always)]
    pub fn btif(&self) -> BTIF_R {
        BTIF_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TCIF
    #[inline(always)]
    pub fn tcif(&self) -> TCIF_R {
        TCIF_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 16 - CRQA
    #[inline(always)]
    pub fn crqa(&self) -> CRQA_R {
        CRQA_R::new(((self.bits >> 16) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("C27ISR")
            .field("teif", &self.teif())
            .field("ctcif", &self.ctcif())
            .field("brtif", &self.brtif())
            .field("btif", &self.btif())
            .field("tcif", &self.tcif())
            .field("crqa", &self.crqa())
            .finish()
    }
}
/**MDMA channel 27 interrupt/status register

You can [`read`](crate::Reg::read) this register and get [`c27isr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#MDMA:C27ISR)*/
pub struct C27ISRrs;
impl crate::RegisterSpec for C27ISRrs {
    type Ux = u32;
}
///`read()` method returns [`c27isr::R`](R) reader structure
impl crate::Readable for C27ISRrs {}
///`reset()` method sets C27ISR to value 0
impl crate::Resettable for C27ISRrs {}