stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

///Register `OTP_DISTURBED0` reader
pub type R = crate::R<OTP_DISTURBED0rs>;
///Field `DIS` reader - DIS
pub type DIS_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:31 - DIS
    #[inline(always)]
    pub fn dis(&self) -> DIS_R {
        DIS_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTP_DISTURBED0")
            .field("dis", &self.dis())
            .finish()
    }
}
/**BSEC_OTP_DISTURBED0 is used to report disturbed state of BSEC_OTP_DATA0 to BSEC_OTP_DATA31 (lower 1Kbits OTP). BSEC_OTP_DISTURBED1 is used to report disturbed state of BSEC_OTP_DATA32 to BSEC_OTP_DATA63. BSEC_OTP_DISTURBED2 is used to report disturbed state of BSEC_OTP_DATA64 to BSEC_OTP_DATA95.

You can [`read`](crate::Reg::read) this register and get [`otp_disturbed0::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#BSEC:OTP_DISTURBED0)*/
pub struct OTP_DISTURBED0rs;
impl crate::RegisterSpec for OTP_DISTURBED0rs {
    type Ux = u32;
}
///`read()` method returns [`otp_disturbed0::R`](R) reader structure
impl crate::Readable for OTP_DISTURBED0rs {}
///`reset()` method sets OTP_DISTURBED0 to value 0
impl crate::Resettable for OTP_DISTURBED0rs {}