stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150

#[doc = "Register `WCFGR` reader"]
pub struct R(crate::R<WCFGR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<WCFGR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<WCFGR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<WCFGR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `WCFGR` writer"]
pub struct W(crate::W<WCFGR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<WCFGR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<WCFGR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<WCFGR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DSIM` reader - DSIM"]
pub type DSIM_R = crate::BitReader<bool>;
#[doc = "Field `DSIM` writer - DSIM"]
pub type DSIM_W<'a, const O: u8> = crate::BitWriter<'a, u32, WCFGR_SPEC, bool, O>;
#[doc = "Field `COLMUX` reader - COLMUX"]
pub type COLMUX_R = crate::FieldReader<u8, u8>;
#[doc = "Field `COLMUX` writer - COLMUX"]
pub type COLMUX_W<'a, const O: u8> = crate::FieldWriter<'a, u32, WCFGR_SPEC, u8, u8, 3, O>;
#[doc = "Field `TESRC` reader - TESRC"]
pub type TESRC_R = crate::BitReader<bool>;
#[doc = "Field `TESRC` writer - TESRC"]
pub type TESRC_W<'a, const O: u8> = crate::BitWriter<'a, u32, WCFGR_SPEC, bool, O>;
#[doc = "Field `TEPOL` reader - TEPOL"]
pub type TEPOL_R = crate::BitReader<bool>;
#[doc = "Field `TEPOL` writer - TEPOL"]
pub type TEPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, WCFGR_SPEC, bool, O>;
#[doc = "Field `AR` reader - AR"]
pub type AR_R = crate::BitReader<bool>;
#[doc = "Field `AR` writer - AR"]
pub type AR_W<'a, const O: u8> = crate::BitWriter<'a, u32, WCFGR_SPEC, bool, O>;
#[doc = "Field `VSPOL` reader - VSPOL"]
pub type VSPOL_R = crate::BitReader<bool>;
#[doc = "Field `VSPOL` writer - VSPOL"]
pub type VSPOL_W<'a, const O: u8> = crate::BitWriter<'a, u32, WCFGR_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - DSIM"]
    #[inline(always)]
    pub fn dsim(&self) -> DSIM_R {
        DSIM_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:3 - COLMUX"]
    #[inline(always)]
    pub fn colmux(&self) -> COLMUX_R {
        COLMUX_R::new(((self.bits >> 1) & 7) as u8)
    }
    #[doc = "Bit 4 - TESRC"]
    #[inline(always)]
    pub fn tesrc(&self) -> TESRC_R {
        TESRC_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - TEPOL"]
    #[inline(always)]
    pub fn tepol(&self) -> TEPOL_R {
        TEPOL_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - AR"]
    #[inline(always)]
    pub fn ar(&self) -> AR_R {
        AR_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - VSPOL"]
    #[inline(always)]
    pub fn vspol(&self) -> VSPOL_R {
        VSPOL_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - DSIM"]
    #[inline(always)]
    pub fn dsim(&mut self) -> DSIM_W<0> {
        DSIM_W::new(self)
    }
    #[doc = "Bits 1:3 - COLMUX"]
    #[inline(always)]
    pub fn colmux(&mut self) -> COLMUX_W<1> {
        COLMUX_W::new(self)
    }
    #[doc = "Bit 4 - TESRC"]
    #[inline(always)]
    pub fn tesrc(&mut self) -> TESRC_W<4> {
        TESRC_W::new(self)
    }
    #[doc = "Bit 5 - TEPOL"]
    #[inline(always)]
    pub fn tepol(&mut self) -> TEPOL_W<5> {
        TEPOL_W::new(self)
    }
    #[doc = "Bit 6 - AR"]
    #[inline(always)]
    pub fn ar(&mut self) -> AR_W<6> {
        AR_W::new(self)
    }
    #[doc = "Bit 7 - VSPOL"]
    #[inline(always)]
    pub fn vspol(&mut self) -> VSPOL_W<7> {
        VSPOL_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DSI wrapper configuration register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [wcfgr](index.html) module"]
pub struct WCFGR_SPEC;
impl crate::RegisterSpec for WCFGR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [wcfgr::R](R) reader structure"]
impl crate::Readable for WCFGR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [wcfgr::W](W) writer structure"]
impl crate::Writable for WCFGR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets WCFGR to value 0"]
impl crate::Resettable for WCFGR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}