stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178

#[doc = "Register `OTG_DCTL` reader"]
pub struct R(crate::R<OTG_DCTL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<OTG_DCTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<OTG_DCTL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<OTG_DCTL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `OTG_DCTL` writer"]
pub struct W(crate::W<OTG_DCTL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<OTG_DCTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<OTG_DCTL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<OTG_DCTL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `RWUSIG` reader - RWUSIG"]
pub type RWUSIG_R = crate::BitReader<bool>;
#[doc = "Field `RWUSIG` writer - RWUSIG"]
pub type RWUSIG_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `SDIS` reader - SDIS"]
pub type SDIS_R = crate::BitReader<bool>;
#[doc = "Field `SDIS` writer - SDIS"]
pub type SDIS_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `GINSTS` reader - GINSTS"]
pub type GINSTS_R = crate::BitReader<bool>;
#[doc = "Field `GONSTS` reader - GONSTS"]
pub type GONSTS_R = crate::BitReader<bool>;
#[doc = "Field `TCTL` reader - TCTL"]
pub type TCTL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `TCTL` writer - TCTL"]
pub type TCTL_W<'a, const O: u8> = crate::FieldWriter<'a, u32, OTG_DCTL_SPEC, u8, u8, 3, O>;
#[doc = "Field `SGINAK` writer - SGINAK"]
pub type SGINAK_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `CGINAK` writer - CGINAK"]
pub type CGINAK_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `SGONAK` writer - SGONAK"]
pub type SGONAK_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `CGONAK` writer - CGONAK"]
pub type CGONAK_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `POPRGDNE` reader - POPRGDNE"]
pub type POPRGDNE_R = crate::BitReader<bool>;
#[doc = "Field `POPRGDNE` writer - POPRGDNE"]
pub type POPRGDNE_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
#[doc = "Field `DSBESLRJCT` reader - DSBESLRJCT"]
pub type DSBESLRJCT_R = crate::BitReader<bool>;
#[doc = "Field `DSBESLRJCT` writer - DSBESLRJCT"]
pub type DSBESLRJCT_W<'a, const O: u8> = crate::BitWriter<'a, u32, OTG_DCTL_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - RWUSIG"]
    #[inline(always)]
    pub fn rwusig(&self) -> RWUSIG_R {
        RWUSIG_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - SDIS"]
    #[inline(always)]
    pub fn sdis(&self) -> SDIS_R {
        SDIS_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - GINSTS"]
    #[inline(always)]
    pub fn ginsts(&self) -> GINSTS_R {
        GINSTS_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - GONSTS"]
    #[inline(always)]
    pub fn gonsts(&self) -> GONSTS_R {
        GONSTS_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bits 4:6 - TCTL"]
    #[inline(always)]
    pub fn tctl(&self) -> TCTL_R {
        TCTL_R::new(((self.bits >> 4) & 7) as u8)
    }
    #[doc = "Bit 11 - POPRGDNE"]
    #[inline(always)]
    pub fn poprgdne(&self) -> POPRGDNE_R {
        POPRGDNE_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 18 - DSBESLRJCT"]
    #[inline(always)]
    pub fn dsbeslrjct(&self) -> DSBESLRJCT_R {
        DSBESLRJCT_R::new(((self.bits >> 18) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - RWUSIG"]
    #[inline(always)]
    pub fn rwusig(&mut self) -> RWUSIG_W<0> {
        RWUSIG_W::new(self)
    }
    #[doc = "Bit 1 - SDIS"]
    #[inline(always)]
    pub fn sdis(&mut self) -> SDIS_W<1> {
        SDIS_W::new(self)
    }
    #[doc = "Bits 4:6 - TCTL"]
    #[inline(always)]
    pub fn tctl(&mut self) -> TCTL_W<4> {
        TCTL_W::new(self)
    }
    #[doc = "Bit 7 - SGINAK"]
    #[inline(always)]
    pub fn sginak(&mut self) -> SGINAK_W<7> {
        SGINAK_W::new(self)
    }
    #[doc = "Bit 8 - CGINAK"]
    #[inline(always)]
    pub fn cginak(&mut self) -> CGINAK_W<8> {
        CGINAK_W::new(self)
    }
    #[doc = "Bit 9 - SGONAK"]
    #[inline(always)]
    pub fn sgonak(&mut self) -> SGONAK_W<9> {
        SGONAK_W::new(self)
    }
    #[doc = "Bit 10 - CGONAK"]
    #[inline(always)]
    pub fn cgonak(&mut self) -> CGONAK_W<10> {
        CGONAK_W::new(self)
    }
    #[doc = "Bit 11 - POPRGDNE"]
    #[inline(always)]
    pub fn poprgdne(&mut self) -> POPRGDNE_W<11> {
        POPRGDNE_W::new(self)
    }
    #[doc = "Bit 18 - DSBESLRJCT"]
    #[inline(always)]
    pub fn dsbeslrjct(&mut self) -> DSBESLRJCT_W<18> {
        DSBESLRJCT_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "OTG device control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [otg_dctl](index.html) module"]
pub struct OTG_DCTL_SPEC;
impl crate::RegisterSpec for OTG_DCTL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [otg_dctl::R](R) reader structure"]
impl crate::Readable for OTG_DCTL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [otg_dctl::W](W) writer structure"]
impl crate::Writable for OTG_DCTL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets OTG_DCTL to value 0x02"]
impl crate::Resettable for OTG_DCTL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x02
    }
}