stm32mp1 0.15.1

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47

#[doc = "Register `BSEC_HWCFGR` reader"]
pub struct R(crate::R<BSEC_HWCFGR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<BSEC_HWCFGR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<BSEC_HWCFGR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<BSEC_HWCFGR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `SIZE` reader - SIZE"]
pub type SIZE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ECC_USE` reader - ECC_USE"]
pub type ECC_USE_R = crate::FieldReader<u8, u8>;
impl R {
    #[doc = "Bits 0:3 - SIZE"]
    #[inline(always)]
    pub fn size(&self) -> SIZE_R {
        SIZE_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:7 - ECC_USE"]
    #[inline(always)]
    pub fn ecc_use(&self) -> ECC_USE_R {
        ECC_USE_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
}
#[doc = "BSEC hardware configuration register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [bsec_hwcfgr](index.html) module"]
pub struct BSEC_HWCFGR_SPEC;
impl crate::RegisterSpec for BSEC_HWCFGR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [bsec_hwcfgr::R](R) reader structure"]
impl crate::Readable for BSEC_HWCFGR_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets BSEC_HWCFGR to value 0x14"]
impl crate::Resettable for BSEC_HWCFGR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x14
    }
}