#[doc = "Register `DFSDM_FLT4CR1` reader"]
pub struct R(crate::R<DFSDM_FLT4CR1_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<DFSDM_FLT4CR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<DFSDM_FLT4CR1_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<DFSDM_FLT4CR1_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `DFSDM_FLT4CR1` writer"]
pub struct W(crate::W<DFSDM_FLT4CR1_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<DFSDM_FLT4CR1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<DFSDM_FLT4CR1_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<DFSDM_FLT4CR1_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `DFEN` reader - DFEN"]
pub type DFEN_R = crate::BitReader<bool>;
#[doc = "Field `DFEN` writer - DFEN"]
pub type DFEN_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 0>;
#[doc = "Field `JSWSTART` reader - JSWSTART"]
pub type JSWSTART_R = crate::BitReader<bool>;
#[doc = "Field `JSWSTART` writer - JSWSTART"]
pub type JSWSTART_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 1>;
#[doc = "Field `JSYNC` reader - JSYNC"]
pub type JSYNC_R = crate::BitReader<bool>;
#[doc = "Field `JSYNC` writer - JSYNC"]
pub type JSYNC_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 3>;
#[doc = "Field `JSCAN` reader - JSCAN"]
pub type JSCAN_R = crate::BitReader<bool>;
#[doc = "Field `JSCAN` writer - JSCAN"]
pub type JSCAN_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 4>;
#[doc = "Field `JDMAEN` reader - JDMAEN"]
pub type JDMAEN_R = crate::BitReader<bool>;
#[doc = "Field `JDMAEN` writer - JDMAEN"]
pub type JDMAEN_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 5>;
#[doc = "Field `JEXTSEL` reader - JEXTSEL"]
pub type JEXTSEL_R = crate::FieldReader<u8, u8>;
#[doc = "Field `JEXTSEL` writer - JEXTSEL"]
pub type JEXTSEL_W<'a> = crate::FieldWriter<'a, u32, DFSDM_FLT4CR1_SPEC, u8, u8, 5, 8>;
#[doc = "Field `JEXTEN` reader - JEXTEN"]
pub type JEXTEN_R = crate::FieldReader<u8, u8>;
#[doc = "Field `JEXTEN` writer - JEXTEN"]
pub type JEXTEN_W<'a> = crate::FieldWriter<'a, u32, DFSDM_FLT4CR1_SPEC, u8, u8, 2, 13>;
#[doc = "Field `RSWSTART` reader - RSWSTART"]
pub type RSWSTART_R = crate::BitReader<bool>;
#[doc = "Field `RSWSTART` writer - RSWSTART"]
pub type RSWSTART_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 17>;
#[doc = "Field `RCONT` reader - RCONT"]
pub type RCONT_R = crate::BitReader<bool>;
#[doc = "Field `RCONT` writer - RCONT"]
pub type RCONT_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 18>;
#[doc = "Field `RSYNC` reader - RSYNC"]
pub type RSYNC_R = crate::BitReader<bool>;
#[doc = "Field `RSYNC` writer - RSYNC"]
pub type RSYNC_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 19>;
#[doc = "Field `RDMAEN` reader - RDMAEN"]
pub type RDMAEN_R = crate::BitReader<bool>;
#[doc = "Field `RDMAEN` writer - RDMAEN"]
pub type RDMAEN_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 21>;
#[doc = "Field `RCH` reader - RCH"]
pub type RCH_R = crate::FieldReader<u8, u8>;
#[doc = "Field `RCH` writer - RCH"]
pub type RCH_W<'a> = crate::FieldWriter<'a, u32, DFSDM_FLT4CR1_SPEC, u8, u8, 3, 24>;
#[doc = "Field `FAST` reader - FAST"]
pub type FAST_R = crate::BitReader<bool>;
#[doc = "Field `FAST` writer - FAST"]
pub type FAST_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 29>;
#[doc = "Field `AWFSEL` reader - AWFSEL"]
pub type AWFSEL_R = crate::BitReader<bool>;
#[doc = "Field `AWFSEL` writer - AWFSEL"]
pub type AWFSEL_W<'a> = crate::BitWriter<'a, u32, DFSDM_FLT4CR1_SPEC, bool, 30>;
impl R {
#[doc = "Bit 0 - DFEN"]
#[inline(always)]
pub fn dfen(&self) -> DFEN_R {
DFEN_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - JSWSTART"]
#[inline(always)]
pub fn jswstart(&self) -> JSWSTART_R {
JSWSTART_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 3 - JSYNC"]
#[inline(always)]
pub fn jsync(&self) -> JSYNC_R {
JSYNC_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - JSCAN"]
#[inline(always)]
pub fn jscan(&self) -> JSCAN_R {
JSCAN_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - JDMAEN"]
#[inline(always)]
pub fn jdmaen(&self) -> JDMAEN_R {
JDMAEN_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bits 8:12 - JEXTSEL"]
#[inline(always)]
pub fn jextsel(&self) -> JEXTSEL_R {
JEXTSEL_R::new(((self.bits >> 8) & 0x1f) as u8)
}
#[doc = "Bits 13:14 - JEXTEN"]
#[inline(always)]
pub fn jexten(&self) -> JEXTEN_R {
JEXTEN_R::new(((self.bits >> 13) & 3) as u8)
}
#[doc = "Bit 17 - RSWSTART"]
#[inline(always)]
pub fn rswstart(&self) -> RSWSTART_R {
RSWSTART_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 18 - RCONT"]
#[inline(always)]
pub fn rcont(&self) -> RCONT_R {
RCONT_R::new(((self.bits >> 18) & 1) != 0)
}
#[doc = "Bit 19 - RSYNC"]
#[inline(always)]
pub fn rsync(&self) -> RSYNC_R {
RSYNC_R::new(((self.bits >> 19) & 1) != 0)
}
#[doc = "Bit 21 - RDMAEN"]
#[inline(always)]
pub fn rdmaen(&self) -> RDMAEN_R {
RDMAEN_R::new(((self.bits >> 21) & 1) != 0)
}
#[doc = "Bits 24:26 - RCH"]
#[inline(always)]
pub fn rch(&self) -> RCH_R {
RCH_R::new(((self.bits >> 24) & 7) as u8)
}
#[doc = "Bit 29 - FAST"]
#[inline(always)]
pub fn fast(&self) -> FAST_R {
FAST_R::new(((self.bits >> 29) & 1) != 0)
}
#[doc = "Bit 30 - AWFSEL"]
#[inline(always)]
pub fn awfsel(&self) -> AWFSEL_R {
AWFSEL_R::new(((self.bits >> 30) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - DFEN"]
#[inline(always)]
pub fn dfen(&mut self) -> DFEN_W {
DFEN_W::new(self)
}
#[doc = "Bit 1 - JSWSTART"]
#[inline(always)]
pub fn jswstart(&mut self) -> JSWSTART_W {
JSWSTART_W::new(self)
}
#[doc = "Bit 3 - JSYNC"]
#[inline(always)]
pub fn jsync(&mut self) -> JSYNC_W {
JSYNC_W::new(self)
}
#[doc = "Bit 4 - JSCAN"]
#[inline(always)]
pub fn jscan(&mut self) -> JSCAN_W {
JSCAN_W::new(self)
}
#[doc = "Bit 5 - JDMAEN"]
#[inline(always)]
pub fn jdmaen(&mut self) -> JDMAEN_W {
JDMAEN_W::new(self)
}
#[doc = "Bits 8:12 - JEXTSEL"]
#[inline(always)]
pub fn jextsel(&mut self) -> JEXTSEL_W {
JEXTSEL_W::new(self)
}
#[doc = "Bits 13:14 - JEXTEN"]
#[inline(always)]
pub fn jexten(&mut self) -> JEXTEN_W {
JEXTEN_W::new(self)
}
#[doc = "Bit 17 - RSWSTART"]
#[inline(always)]
pub fn rswstart(&mut self) -> RSWSTART_W {
RSWSTART_W::new(self)
}
#[doc = "Bit 18 - RCONT"]
#[inline(always)]
pub fn rcont(&mut self) -> RCONT_W {
RCONT_W::new(self)
}
#[doc = "Bit 19 - RSYNC"]
#[inline(always)]
pub fn rsync(&mut self) -> RSYNC_W {
RSYNC_W::new(self)
}
#[doc = "Bit 21 - RDMAEN"]
#[inline(always)]
pub fn rdmaen(&mut self) -> RDMAEN_W {
RDMAEN_W::new(self)
}
#[doc = "Bits 24:26 - RCH"]
#[inline(always)]
pub fn rch(&mut self) -> RCH_W {
RCH_W::new(self)
}
#[doc = "Bit 29 - FAST"]
#[inline(always)]
pub fn fast(&mut self) -> FAST_W {
FAST_W::new(self)
}
#[doc = "Bit 30 - AWFSEL"]
#[inline(always)]
pub fn awfsel(&mut self) -> AWFSEL_W {
AWFSEL_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "DFSDM filter 4 control register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dfsdm_flt4cr1](index.html) module"]
pub struct DFSDM_FLT4CR1_SPEC;
impl crate::RegisterSpec for DFSDM_FLT4CR1_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [dfsdm_flt4cr1::R](R) reader structure"]
impl crate::Readable for DFSDM_FLT4CR1_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dfsdm_flt4cr1::W](W) writer structure"]
impl crate::Writable for DFSDM_FLT4CR1_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets DFSDM_FLT4CR1 to value 0"]
impl crate::Resettable for DFSDM_FLT4CR1_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}