1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
#[repr(C)]
#[derive(Debug)]
///Register block
pub struct RegisterBlock {
ccr: [CCR; 14],
_reserved1: [u8; 0x48],
csr: CSR,
cfr: CFR,
_reserved3: [u8; 0x78],
rgcr: [RGCR; 4],
_reserved4: [u8; 0x30],
rgsr: RGSR,
rgcfr: RGCFR,
}
impl RegisterBlock {
///0x00..0x38 - DMA Multiplexer Channel %s Control register
#[inline(always)]
pub const fn ccr(&self, n: usize) -> &CCR {
&self.ccr[n]
}
///Iterator for array of:
///0x00..0x38 - DMA Multiplexer Channel %s Control register
#[inline(always)]
pub fn ccr_iter(&self) -> impl Iterator<Item = &CCR> {
self.ccr.iter()
}
///0x80 - channel status register
#[inline(always)]
pub const fn csr(&self) -> &CSR {
&self.csr
}
///0x84 - clear flag register
#[inline(always)]
pub const fn cfr(&self) -> &CFR {
&self.cfr
}
///0x100..0x110 - request generator channel %s configuration register
#[inline(always)]
pub const fn rgcr(&self, n: usize) -> &RGCR {
&self.rgcr[n]
}
///Iterator for array of:
///0x100..0x110 - request generator channel %s configuration register
#[inline(always)]
pub fn rgcr_iter(&self) -> impl Iterator<Item = &RGCR> {
self.rgcr.iter()
}
///0x140 - request generator interrupt status register
#[inline(always)]
pub const fn rgsr(&self) -> &RGSR {
&self.rgsr
}
///0x144 - request generator interrupt clear flag register
#[inline(always)]
pub const fn rgcfr(&self) -> &RGCFR {
&self.rgcfr
}
}
/**CCR (rw) register accessor: DMA Multiplexer Channel %s Control register
You can [`read`](crate::Reg::read) this register and get [`ccr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ccr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DMAMUX1:CCR[0])
For information about available fields see [`mod@ccr`] module*/
pub type CCR = crate::Reg<ccr::CCRrs>;
///DMA Multiplexer Channel %s Control register
pub mod ccr;
/**CSR (r) register accessor: channel status register
You can [`read`](crate::Reg::read) this register and get [`csr::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DMAMUX1:CSR)
For information about available fields see [`mod@csr`] module*/
pub type CSR = crate::Reg<csr::CSRrs>;
///channel status register
pub mod csr;
/**CFR (w) register accessor: clear flag register
You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cfr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DMAMUX1:CFR)
For information about available fields see [`mod@cfr`] module*/
pub type CFR = crate::Reg<cfr::CFRrs>;
///clear flag register
pub mod cfr;
/**RGCR (rw) register accessor: request generator channel %s configuration register
You can [`read`](crate::Reg::read) this register and get [`rgcr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rgcr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DMAMUX1:RGCR[0])
For information about available fields see [`mod@rgcr`] module*/
pub type RGCR = crate::Reg<rgcr::RGCRrs>;
///request generator channel %s configuration register
pub mod rgcr;
/**RGSR (r) register accessor: request generator interrupt status register
You can [`read`](crate::Reg::read) this register and get [`rgsr::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DMAMUX1:RGSR)
For information about available fields see [`mod@rgsr`] module*/
pub type RGSR = crate::Reg<rgsr::RGSRrs>;
///request generator interrupt status register
pub mod rgsr;
/**RGCFR (w) register accessor: request generator interrupt clear flag register
You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rgcfr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L4R9.html#DMAMUX1:RGCFR)
For information about available fields see [`mod@rgcfr`] module*/
pub type RGCFR = crate::Reg<rgcfr::RGCFRrs>;
///request generator interrupt clear flag register
pub mod rgcfr;