stm32l0 0.16.0

Device support crates for STM32L0 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175

///Register `IOPSMEN` reader
pub type R = crate::R<IOPSMENrs>;
///Register `IOPSMEN` writer
pub type W = crate::W<IOPSMENrs>;
/**IOPASMEN

Value on reset: 1*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum IOPASMEN {
    ///0: Port x clock is disabled in Sleep mode
    Disabled = 0,
    ///1: Port x clock is enabled in Sleep mode (if enabled by IOPHEN)
    Enabled = 1,
}
impl From<IOPASMEN> for bool {
    #[inline(always)]
    fn from(variant: IOPASMEN) -> Self {
        variant as u8 != 0
    }
}
///Field `IOPASMEN` reader - IOPASMEN
pub type IOPASMEN_R = crate::BitReader<IOPASMEN>;
impl IOPASMEN_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> IOPASMEN {
        match self.bits {
            false => IOPASMEN::Disabled,
            true => IOPASMEN::Enabled,
        }
    }
    ///Port x clock is disabled in Sleep mode
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == IOPASMEN::Disabled
    }
    ///Port x clock is enabled in Sleep mode (if enabled by IOPHEN)
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == IOPASMEN::Enabled
    }
}
///Field `IOPASMEN` writer - IOPASMEN
pub type IOPASMEN_W<'a, REG> = crate::BitWriter<'a, REG, IOPASMEN>;
impl<'a, REG> IOPASMEN_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///Port x clock is disabled in Sleep mode
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(IOPASMEN::Disabled)
    }
    ///Port x clock is enabled in Sleep mode (if enabled by IOPHEN)
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(IOPASMEN::Enabled)
    }
}
///Field `IOPBSMEN` reader - IOPBSMEN
pub use IOPASMEN_R as IOPBSMEN_R;
///Field `IOPCSMEN` reader - IOPCSMEN
pub use IOPASMEN_R as IOPCSMEN_R;
///Field `IOPDSMEN` reader - IOPDSMEN
pub use IOPASMEN_R as IOPDSMEN_R;
///Field `IOPESMEN` reader - Port E clock enable during Sleep mode bit
pub use IOPASMEN_R as IOPESMEN_R;
///Field `IOPHSMEN` reader - IOPHSMEN
pub use IOPASMEN_R as IOPHSMEN_R;
///Field `IOPBSMEN` writer - IOPBSMEN
pub use IOPASMEN_W as IOPBSMEN_W;
///Field `IOPCSMEN` writer - IOPCSMEN
pub use IOPASMEN_W as IOPCSMEN_W;
///Field `IOPDSMEN` writer - IOPDSMEN
pub use IOPASMEN_W as IOPDSMEN_W;
///Field `IOPESMEN` writer - Port E clock enable during Sleep mode bit
pub use IOPASMEN_W as IOPESMEN_W;
///Field `IOPHSMEN` writer - IOPHSMEN
pub use IOPASMEN_W as IOPHSMEN_W;
impl R {
    ///Bit 0 - IOPASMEN
    #[inline(always)]
    pub fn iopasmen(&self) -> IOPASMEN_R {
        IOPASMEN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - IOPBSMEN
    #[inline(always)]
    pub fn iopbsmen(&self) -> IOPBSMEN_R {
        IOPBSMEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - IOPCSMEN
    #[inline(always)]
    pub fn iopcsmen(&self) -> IOPCSMEN_R {
        IOPCSMEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - IOPDSMEN
    #[inline(always)]
    pub fn iopdsmen(&self) -> IOPDSMEN_R {
        IOPDSMEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Port E clock enable during Sleep mode bit
    #[inline(always)]
    pub fn iopesmen(&self) -> IOPESMEN_R {
        IOPESMEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 7 - IOPHSMEN
    #[inline(always)]
    pub fn iophsmen(&self) -> IOPHSMEN_R {
        IOPHSMEN_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IOPSMEN")
            .field("iopasmen", &self.iopasmen())
            .field("iophsmen", &self.iophsmen())
            .field("iopdsmen", &self.iopdsmen())
            .field("iopcsmen", &self.iopcsmen())
            .field("iopbsmen", &self.iopbsmen())
            .field("iopesmen", &self.iopesmen())
            .finish()
    }
}
impl W {
    ///Bit 0 - IOPASMEN
    #[inline(always)]
    pub fn iopasmen(&mut self) -> IOPASMEN_W<IOPSMENrs> {
        IOPASMEN_W::new(self, 0)
    }
    ///Bit 1 - IOPBSMEN
    #[inline(always)]
    pub fn iopbsmen(&mut self) -> IOPBSMEN_W<IOPSMENrs> {
        IOPBSMEN_W::new(self, 1)
    }
    ///Bit 2 - IOPCSMEN
    #[inline(always)]
    pub fn iopcsmen(&mut self) -> IOPCSMEN_W<IOPSMENrs> {
        IOPCSMEN_W::new(self, 2)
    }
    ///Bit 3 - IOPDSMEN
    #[inline(always)]
    pub fn iopdsmen(&mut self) -> IOPDSMEN_W<IOPSMENrs> {
        IOPDSMEN_W::new(self, 3)
    }
    ///Bit 4 - Port E clock enable during Sleep mode bit
    #[inline(always)]
    pub fn iopesmen(&mut self) -> IOPESMEN_W<IOPSMENrs> {
        IOPESMEN_W::new(self, 4)
    }
    ///Bit 7 - IOPHSMEN
    #[inline(always)]
    pub fn iophsmen(&mut self) -> IOPHSMEN_W<IOPSMENrs> {
        IOPHSMEN_W::new(self, 7)
    }
}
/**GPIO clock enable in sleep mode register

You can [`read`](crate::Reg::read) this register and get [`iopsmen::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`iopsmen::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L0x2.html#RCC:IOPSMEN)*/
pub struct IOPSMENrs;
impl crate::RegisterSpec for IOPSMENrs {
    type Ux = u32;
}
///`read()` method returns [`iopsmen::R`](R) reader structure
impl crate::Readable for IOPSMENrs {}
///`write(|w| ..)` method takes [`iopsmen::W`](W) writer structure
impl crate::Writable for IOPSMENrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IOPSMEN to value 0x8f
impl crate::Resettable for IOPSMENrs {
    const RESET_VALUE: u32 = 0x8f;
}