stm32l0 0.16.0

Device support crates for STM32L0 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78

///Register `I2SPR` reader
pub type R = crate::R<I2SPRrs>;
///Register `I2SPR` writer
pub type W = crate::W<I2SPRrs>;
///Field `I2SDIV` reader - I2S Linear prescaler
pub type I2SDIV_R = crate::FieldReader;
///Field `I2SDIV` writer - I2S Linear prescaler
pub type I2SDIV_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `ODD` reader - Odd factor for the prescaler
pub type ODD_R = crate::BitReader;
///Field `ODD` writer - Odd factor for the prescaler
pub type ODD_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCKOE` reader - Master clock output enable
pub type MCKOE_R = crate::BitReader;
///Field `MCKOE` writer - Master clock output enable
pub type MCKOE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:7 - I2S Linear prescaler
    #[inline(always)]
    pub fn i2sdiv(&self) -> I2SDIV_R {
        I2SDIV_R::new((self.bits & 0xff) as u8)
    }
    ///Bit 8 - Odd factor for the prescaler
    #[inline(always)]
    pub fn odd(&self) -> ODD_R {
        ODD_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Master clock output enable
    #[inline(always)]
    pub fn mckoe(&self) -> MCKOE_R {
        MCKOE_R::new(((self.bits >> 9) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2SPR")
            .field("mckoe", &self.mckoe())
            .field("odd", &self.odd())
            .field("i2sdiv", &self.i2sdiv())
            .finish()
    }
}
impl W {
    ///Bits 0:7 - I2S Linear prescaler
    #[inline(always)]
    pub fn i2sdiv(&mut self) -> I2SDIV_W<I2SPRrs> {
        I2SDIV_W::new(self, 0)
    }
    ///Bit 8 - Odd factor for the prescaler
    #[inline(always)]
    pub fn odd(&mut self) -> ODD_W<I2SPRrs> {
        ODD_W::new(self, 8)
    }
    ///Bit 9 - Master clock output enable
    #[inline(always)]
    pub fn mckoe(&mut self) -> MCKOE_W<I2SPRrs> {
        MCKOE_W::new(self, 9)
    }
}
/**I2S prescaler register

You can [`read`](crate::Reg::read) this register and get [`i2spr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`i2spr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L0x0.html#SPI1:I2SPR)*/
pub struct I2SPRrs;
impl crate::RegisterSpec for I2SPRrs {
    type Ux = u16;
}
///`read()` method returns [`i2spr::R`](R) reader structure
impl crate::Readable for I2SPRrs {}
///`write(|w| ..)` method takes [`i2spr::W`](W) writer structure
impl crate::Writable for I2SPRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets I2SPR to value 0x10
impl crate::Resettable for I2SPRrs {
    const RESET_VALUE: u16 = 0x10;
}