stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180

#[repr(C)]
#[derive(Debug)]
///Register block
pub struct RegisterBlock {
    cr1: CR1,
    cr2: CR2,
    _reserved2: [u8; 0x04],
    dier: DIER,
    sr: SR,
    egr: EGR,
    _reserved_5_ccmr1: [u8; 0x04],
    _reserved6: [u8; 0x04],
    ccer: CCER,
    cnt: CNT,
    psc: PSC,
    arr: ARR,
    rcr: RCR,
    ccr: [CCR; 1],
    _reserved12: [u8; 0x0c],
    bdtr: BDTR,
    dcr: DCR,
    dmar: DMAR,
    _reserved15: [u8; 0x10],
    tim17_af1: TIM17_AF1,
    _reserved16: [u8; 0x04],
    tim17_tisel: TIM17_TISEL,
}
impl RegisterBlock {
    ///0x00 - control register 1
    #[inline(always)]
    pub const fn cr1(&self) -> &CR1 {
        &self.cr1
    }
    ///0x04 - control register 2
    #[inline(always)]
    pub const fn cr2(&self) -> &CR2 {
        &self.cr2
    }
    ///0x0c - DMA/Interrupt enable register
    #[inline(always)]
    pub const fn dier(&self) -> &DIER {
        &self.dier
    }
    ///0x10 - status register
    #[inline(always)]
    pub const fn sr(&self) -> &SR {
        &self.sr
    }
    ///0x14 - event generation register
    #[inline(always)]
    pub const fn egr(&self) -> &EGR {
        &self.egr
    }
    ///0x18 - capture/compare mode register 1 (input mode)
    #[inline(always)]
    pub const fn ccmr1_input(&self) -> &CCMR1_INPUT {
        unsafe { &*core::ptr::from_ref(self).cast::<u8>().add(24).cast() }
    }
    ///0x18 - capture/compare mode register (output mode)
    #[inline(always)]
    pub const fn ccmr1_output(&self) -> &CCMR1_OUTPUT {
        unsafe { &*core::ptr::from_ref(self).cast::<u8>().add(24).cast() }
    }
    ///0x20 - capture/compare enable register
    #[inline(always)]
    pub const fn ccer(&self) -> &CCER {
        &self.ccer
    }
    ///0x24 - counter
    #[inline(always)]
    pub const fn cnt(&self) -> &CNT {
        &self.cnt
    }
    ///0x28 - prescaler
    #[inline(always)]
    pub const fn psc(&self) -> &PSC {
        &self.psc
    }
    ///0x2c - auto-reload register
    #[inline(always)]
    pub const fn arr(&self) -> &ARR {
        &self.arr
    }
    ///0x30 - repetition counter register
    #[inline(always)]
    pub const fn rcr(&self) -> &RCR {
        &self.rcr
    }
    ///0x34 - capture/compare register
    ///
    ///<div class="warning">`n` is the index of register in the array. `n == 0` corresponds to `CCR1` register.</div>
    #[inline(always)]
    pub const fn ccr(&self, n: usize) -> &CCR {
        &self.ccr[n]
    }
    ///Iterator for array of:
    ///0x34 - capture/compare register
    #[inline(always)]
    pub fn ccr_iter(&self) -> impl Iterator<Item = &CCR> {
        self.ccr.iter()
    }
    ///0x34 - capture/compare register
    #[inline(always)]
    pub const fn ccr1(&self) -> &CCR {
        self.ccr(0)
    }
    ///0x44 - break and dead-time register
    #[inline(always)]
    pub const fn bdtr(&self) -> &BDTR {
        &self.bdtr
    }
    ///0x48 - DMA control register
    #[inline(always)]
    pub const fn dcr(&self) -> &DCR {
        &self.dcr
    }
    ///0x4c - DMA address for full transfer
    #[inline(always)]
    pub const fn dmar(&self) -> &DMAR {
        &self.dmar
    }
    ///0x60 - TIM17 alternate function register 1
    #[inline(always)]
    pub const fn tim17_af1(&self) -> &TIM17_AF1 {
        &self.tim17_af1
    }
    ///0x68 - TIM17 input selection register
    #[inline(always)]
    pub const fn tim17_tisel(&self) -> &TIM17_TISEL {
        &self.tim17_tisel
    }
}
pub use crate::stm32h7b0::tim16::arr;
pub use crate::stm32h7b0::tim16::bdtr;
pub use crate::stm32h7b0::tim16::ccer;
pub use crate::stm32h7b0::tim16::ccmr1_input;
pub use crate::stm32h7b0::tim16::ccmr1_output;
pub use crate::stm32h7b0::tim16::ccr;
pub use crate::stm32h7b0::tim16::cnt;
pub use crate::stm32h7b0::tim16::cr1;
pub use crate::stm32h7b0::tim16::cr2;
pub use crate::stm32h7b0::tim16::dcr;
pub use crate::stm32h7b0::tim16::dier;
pub use crate::stm32h7b0::tim16::dmar;
pub use crate::stm32h7b0::tim16::egr;
pub use crate::stm32h7b0::tim16::psc;
pub use crate::stm32h7b0::tim16::rcr;
pub use crate::stm32h7b0::tim16::sr;
pub use crate::stm32h7b0::tim16::ARR;
pub use crate::stm32h7b0::tim16::BDTR;
pub use crate::stm32h7b0::tim16::CCER;
pub use crate::stm32h7b0::tim16::CCMR1_INPUT;
pub use crate::stm32h7b0::tim16::CCMR1_OUTPUT;
pub use crate::stm32h7b0::tim16::CCR;
pub use crate::stm32h7b0::tim16::CNT;
pub use crate::stm32h7b0::tim16::CR1;
pub use crate::stm32h7b0::tim16::CR2;
pub use crate::stm32h7b0::tim16::DCR;
pub use crate::stm32h7b0::tim16::DIER;
pub use crate::stm32h7b0::tim16::DMAR;
pub use crate::stm32h7b0::tim16::EGR;
pub use crate::stm32h7b0::tim16::PSC;
pub use crate::stm32h7b0::tim16::RCR;
pub use crate::stm32h7b0::tim16::SR;
/**TIM17_AF1 (rw) register accessor: TIM17 alternate function register 1

You can [`read`](crate::Reg::read) this register and get [`tim17_af1::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tim17_af1::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@tim17_af1`] module*/
pub type TIM17_AF1 = crate::Reg<tim17_af1::TIM17_AF1rs>;
///TIM17 alternate function register 1
pub mod tim17_af1;
/**TIM17_TISEL (rw) register accessor: TIM17 input selection register

You can [`read`](crate::Reg::read) this register and get [`tim17_tisel::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tim17_tisel::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@tim17_tisel`] module*/
pub type TIM17_TISEL = crate::Reg<tim17_tisel::TIM17_TISELrs>;
///TIM17 input selection register
pub mod tim17_tisel;