stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314

///Register `IER` reader
pub type R = crate::R<IERrs>;
///Register `IER` writer
pub type W = crate::W<IERrs>;
///Field `TAMP1IE` reader - Tamper 1 interrupt enable
pub type TAMP1IE_R = crate::BitReader;
///Field `TAMP1IE` writer - Tamper 1 interrupt enable
pub type TAMP1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP2IE` reader - Tamper 2 interrupt enable
pub type TAMP2IE_R = crate::BitReader;
///Field `TAMP2IE` writer - Tamper 2 interrupt enable
pub type TAMP2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP3IE` reader - Tamper 3 interrupt enable
pub type TAMP3IE_R = crate::BitReader;
///Field `TAMP3IE` writer - Tamper 3 interrupt enable
pub type TAMP3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP4IE` reader - Tamper 4 interrupt enable
pub type TAMP4IE_R = crate::BitReader;
///Field `TAMP4IE` writer - Tamper 4 interrupt enable
pub type TAMP4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP5IE` reader - Tamper 5 interrupt enable
pub type TAMP5IE_R = crate::BitReader;
///Field `TAMP5IE` writer - Tamper 5 interrupt enable
pub type TAMP5IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP6IE` reader - Tamper 6 interrupt enable
pub type TAMP6IE_R = crate::BitReader;
///Field `TAMP6IE` writer - Tamper 6 interrupt enable
pub type TAMP6IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP7IE` reader - Tamper 7interrupt enable
pub type TAMP7IE_R = crate::BitReader;
///Field `TAMP7IE` writer - Tamper 7interrupt enable
pub type TAMP7IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TAMP8IE` reader - Tamper 8 interrupt enable
pub type TAMP8IE_R = crate::BitReader;
///Field `TAMP8IE` writer - Tamper 8 interrupt enable
pub type TAMP8IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP1IE` reader - Internal tamper 1 interrupt enable
pub type ITAMP1IE_R = crate::BitReader;
///Field `ITAMP1IE` writer - Internal tamper 1 interrupt enable
pub type ITAMP1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP2IE` reader - Internal tamper 2 interrupt enable
pub type ITAMP2IE_R = crate::BitReader;
///Field `ITAMP2IE` writer - Internal tamper 2 interrupt enable
pub type ITAMP2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP3IE` reader - Internal tamper 3 interrupt enable
pub type ITAMP3IE_R = crate::BitReader;
///Field `ITAMP3IE` writer - Internal tamper 3 interrupt enable
pub type ITAMP3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP4IE` reader - Internal tamper 4 interrupt enable
pub type ITAMP4IE_R = crate::BitReader;
///Field `ITAMP4IE` writer - Internal tamper 4 interrupt enable
pub type ITAMP4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP5IE` reader - Internal tamper 5 interrupt enable
pub type ITAMP5IE_R = crate::BitReader;
///Field `ITAMP5IE` writer - Internal tamper 5 interrupt enable
pub type ITAMP5IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP6IE` reader - Internal tamper 6 interrupt enable
pub type ITAMP6IE_R = crate::BitReader;
///Field `ITAMP6IE` writer - Internal tamper 6 interrupt enable
pub type ITAMP6IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP7IE` reader - Internal tamper 7 interrupt enable
pub type ITAMP7IE_R = crate::BitReader;
///Field `ITAMP7IE` writer - Internal tamper 7 interrupt enable
pub type ITAMP7IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP8IE` reader - Internal tamper 8 interrupt enable
pub type ITAMP8IE_R = crate::BitReader;
///Field `ITAMP8IE` writer - Internal tamper 8 interrupt enable
pub type ITAMP8IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP9IE` reader - Internal tamper 9 interrupt enable
pub type ITAMP9IE_R = crate::BitReader;
///Field `ITAMP9IE` writer - Internal tamper 9 interrupt enable
pub type ITAMP9IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP11IE` reader - Internal tamper 11 interrupt enable
pub type ITAMP11IE_R = crate::BitReader;
///Field `ITAMP11IE` writer - Internal tamper 11 interrupt enable
pub type ITAMP11IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITAMP15IE` reader - Internal tamper 15 interrupt enable
pub type ITAMP15IE_R = crate::BitReader;
///Field `ITAMP15IE` writer - Internal tamper 15 interrupt enable
pub type ITAMP15IE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Tamper 1 interrupt enable
    #[inline(always)]
    pub fn tamp1ie(&self) -> TAMP1IE_R {
        TAMP1IE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Tamper 2 interrupt enable
    #[inline(always)]
    pub fn tamp2ie(&self) -> TAMP2IE_R {
        TAMP2IE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Tamper 3 interrupt enable
    #[inline(always)]
    pub fn tamp3ie(&self) -> TAMP3IE_R {
        TAMP3IE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Tamper 4 interrupt enable
    #[inline(always)]
    pub fn tamp4ie(&self) -> TAMP4IE_R {
        TAMP4IE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Tamper 5 interrupt enable
    #[inline(always)]
    pub fn tamp5ie(&self) -> TAMP5IE_R {
        TAMP5IE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Tamper 6 interrupt enable
    #[inline(always)]
    pub fn tamp6ie(&self) -> TAMP6IE_R {
        TAMP6IE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Tamper 7interrupt enable
    #[inline(always)]
    pub fn tamp7ie(&self) -> TAMP7IE_R {
        TAMP7IE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Tamper 8 interrupt enable
    #[inline(always)]
    pub fn tamp8ie(&self) -> TAMP8IE_R {
        TAMP8IE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 16 - Internal tamper 1 interrupt enable
    #[inline(always)]
    pub fn itamp1ie(&self) -> ITAMP1IE_R {
        ITAMP1IE_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - Internal tamper 2 interrupt enable
    #[inline(always)]
    pub fn itamp2ie(&self) -> ITAMP2IE_R {
        ITAMP2IE_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - Internal tamper 3 interrupt enable
    #[inline(always)]
    pub fn itamp3ie(&self) -> ITAMP3IE_R {
        ITAMP3IE_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - Internal tamper 4 interrupt enable
    #[inline(always)]
    pub fn itamp4ie(&self) -> ITAMP4IE_R {
        ITAMP4IE_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - Internal tamper 5 interrupt enable
    #[inline(always)]
    pub fn itamp5ie(&self) -> ITAMP5IE_R {
        ITAMP5IE_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - Internal tamper 6 interrupt enable
    #[inline(always)]
    pub fn itamp6ie(&self) -> ITAMP6IE_R {
        ITAMP6IE_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - Internal tamper 7 interrupt enable
    #[inline(always)]
    pub fn itamp7ie(&self) -> ITAMP7IE_R {
        ITAMP7IE_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Internal tamper 8 interrupt enable
    #[inline(always)]
    pub fn itamp8ie(&self) -> ITAMP8IE_R {
        ITAMP8IE_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - Internal tamper 9 interrupt enable
    #[inline(always)]
    pub fn itamp9ie(&self) -> ITAMP9IE_R {
        ITAMP9IE_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 26 - Internal tamper 11 interrupt enable
    #[inline(always)]
    pub fn itamp11ie(&self) -> ITAMP11IE_R {
        ITAMP11IE_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 30 - Internal tamper 15 interrupt enable
    #[inline(always)]
    pub fn itamp15ie(&self) -> ITAMP15IE_R {
        ITAMP15IE_R::new(((self.bits >> 30) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER")
            .field("tamp1ie", &self.tamp1ie())
            .field("tamp2ie", &self.tamp2ie())
            .field("tamp3ie", &self.tamp3ie())
            .field("tamp4ie", &self.tamp4ie())
            .field("tamp5ie", &self.tamp5ie())
            .field("tamp6ie", &self.tamp6ie())
            .field("tamp7ie", &self.tamp7ie())
            .field("tamp8ie", &self.tamp8ie())
            .field("itamp1ie", &self.itamp1ie())
            .field("itamp2ie", &self.itamp2ie())
            .field("itamp3ie", &self.itamp3ie())
            .field("itamp4ie", &self.itamp4ie())
            .field("itamp5ie", &self.itamp5ie())
            .field("itamp6ie", &self.itamp6ie())
            .field("itamp7ie", &self.itamp7ie())
            .field("itamp8ie", &self.itamp8ie())
            .field("itamp9ie", &self.itamp9ie())
            .field("itamp11ie", &self.itamp11ie())
            .field("itamp15ie", &self.itamp15ie())
            .finish()
    }
}
impl W {
    ///Bit 0 - Tamper 1 interrupt enable
    #[inline(always)]
    pub fn tamp1ie(&mut self) -> TAMP1IE_W<IERrs> {
        TAMP1IE_W::new(self, 0)
    }
    ///Bit 1 - Tamper 2 interrupt enable
    #[inline(always)]
    pub fn tamp2ie(&mut self) -> TAMP2IE_W<IERrs> {
        TAMP2IE_W::new(self, 1)
    }
    ///Bit 2 - Tamper 3 interrupt enable
    #[inline(always)]
    pub fn tamp3ie(&mut self) -> TAMP3IE_W<IERrs> {
        TAMP3IE_W::new(self, 2)
    }
    ///Bit 3 - Tamper 4 interrupt enable
    #[inline(always)]
    pub fn tamp4ie(&mut self) -> TAMP4IE_W<IERrs> {
        TAMP4IE_W::new(self, 3)
    }
    ///Bit 4 - Tamper 5 interrupt enable
    #[inline(always)]
    pub fn tamp5ie(&mut self) -> TAMP5IE_W<IERrs> {
        TAMP5IE_W::new(self, 4)
    }
    ///Bit 5 - Tamper 6 interrupt enable
    #[inline(always)]
    pub fn tamp6ie(&mut self) -> TAMP6IE_W<IERrs> {
        TAMP6IE_W::new(self, 5)
    }
    ///Bit 6 - Tamper 7interrupt enable
    #[inline(always)]
    pub fn tamp7ie(&mut self) -> TAMP7IE_W<IERrs> {
        TAMP7IE_W::new(self, 6)
    }
    ///Bit 7 - Tamper 8 interrupt enable
    #[inline(always)]
    pub fn tamp8ie(&mut self) -> TAMP8IE_W<IERrs> {
        TAMP8IE_W::new(self, 7)
    }
    ///Bit 16 - Internal tamper 1 interrupt enable
    #[inline(always)]
    pub fn itamp1ie(&mut self) -> ITAMP1IE_W<IERrs> {
        ITAMP1IE_W::new(self, 16)
    }
    ///Bit 17 - Internal tamper 2 interrupt enable
    #[inline(always)]
    pub fn itamp2ie(&mut self) -> ITAMP2IE_W<IERrs> {
        ITAMP2IE_W::new(self, 17)
    }
    ///Bit 18 - Internal tamper 3 interrupt enable
    #[inline(always)]
    pub fn itamp3ie(&mut self) -> ITAMP3IE_W<IERrs> {
        ITAMP3IE_W::new(self, 18)
    }
    ///Bit 19 - Internal tamper 4 interrupt enable
    #[inline(always)]
    pub fn itamp4ie(&mut self) -> ITAMP4IE_W<IERrs> {
        ITAMP4IE_W::new(self, 19)
    }
    ///Bit 20 - Internal tamper 5 interrupt enable
    #[inline(always)]
    pub fn itamp5ie(&mut self) -> ITAMP5IE_W<IERrs> {
        ITAMP5IE_W::new(self, 20)
    }
    ///Bit 21 - Internal tamper 6 interrupt enable
    #[inline(always)]
    pub fn itamp6ie(&mut self) -> ITAMP6IE_W<IERrs> {
        ITAMP6IE_W::new(self, 21)
    }
    ///Bit 22 - Internal tamper 7 interrupt enable
    #[inline(always)]
    pub fn itamp7ie(&mut self) -> ITAMP7IE_W<IERrs> {
        ITAMP7IE_W::new(self, 22)
    }
    ///Bit 23 - Internal tamper 8 interrupt enable
    #[inline(always)]
    pub fn itamp8ie(&mut self) -> ITAMP8IE_W<IERrs> {
        ITAMP8IE_W::new(self, 23)
    }
    ///Bit 24 - Internal tamper 9 interrupt enable
    #[inline(always)]
    pub fn itamp9ie(&mut self) -> ITAMP9IE_W<IERrs> {
        ITAMP9IE_W::new(self, 24)
    }
    ///Bit 26 - Internal tamper 11 interrupt enable
    #[inline(always)]
    pub fn itamp11ie(&mut self) -> ITAMP11IE_W<IERrs> {
        ITAMP11IE_W::new(self, 26)
    }
    ///Bit 30 - Internal tamper 15 interrupt enable
    #[inline(always)]
    pub fn itamp15ie(&mut self) -> ITAMP15IE_W<IERrs> {
        ITAMP15IE_W::new(self, 30)
    }
}
/**TAMP interrupt enable register

You can [`read`](crate::Reg::read) this register and get [`ier::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct IERrs;
impl crate::RegisterSpec for IERrs {
    type Ux = u32;
}
///`read()` method returns [`ier::R`](R) reader structure
impl crate::Readable for IERrs {}
///`write(|w| ..)` method takes [`ier::W`](W) writer structure
impl crate::Writable for IERrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER to value 0
impl crate::Resettable for IERrs {}