stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42

///Register `UR3` reader
pub type R = crate::R<UR3rs>;
///Register `UR3` writer
pub type W = crate::W<UR3rs>;
///Field `BOOT_ADD1` reader - Boot Address 1
pub type BOOT_ADD1_R = crate::FieldReader<u16>;
///Field `BOOT_ADD1` writer - Boot Address 1
pub type BOOT_ADD1_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    ///Bits 16:31 - Boot Address 1
    #[inline(always)]
    pub fn boot_add1(&self) -> BOOT_ADD1_R {
        BOOT_ADD1_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UR3").field("boot_add1", &self.boot_add1()).finish()
    }
}
impl W {
    ///Bits 16:31 - Boot Address 1
    #[inline(always)]
    pub fn boot_add1(&mut self) -> BOOT_ADD1_W<UR3rs> {
        BOOT_ADD1_W::new(self, 16)
    }
}
/**SYSCFG user register 3

You can [`read`](crate::Reg::read) this register and get [`ur3::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ur3::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct UR3rs;
impl crate::RegisterSpec for UR3rs {
    type Ux = u32;
}
///`read()` method returns [`ur3::R`](R) reader structure
impl crate::Readable for UR3rs {}
///`write(|w| ..)` method takes [`ur3::W`](W) writer structure
impl crate::Writable for UR3rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets UR3 to value 0
impl crate::Resettable for UR3rs {}