stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179

///Register `CFGR` reader
pub type R = crate::R<CFGRrs>;
///Register `CFGR` writer
pub type W = crate::W<CFGRrs>;
///Field `PVDL` reader - Programmable voltage detector lockup bit
pub type PVDL_R = crate::BitReader;
///Field `PVDL` writer - Programmable voltage detector lockup bit
pub type PVDL_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASHL` reader - FLASH double error lockup bit
pub type FLASHL_R = crate::BitReader;
///Field `FLASHL` writer - FLASH double error lockup bit
pub type FLASHL_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CM7L` reader - CPU lockup bit
pub type CM7L_R = crate::BitReader;
///Field `CM7L` writer - CPU lockup bit
pub type CM7L_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BKRAML` reader - Backup RAM Double error lockup bit
pub type BKRAML_R = crate::BitReader;
///Field `BKRAML` writer - Backup RAM Double error lockup bit
pub type BKRAML_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SRAM4L` reader - SRAM4 Double error lockup bit
pub type SRAM4L_R = crate::BitReader;
///Field `SRAM4L` writer - SRAM4 Double error lockup bit
pub type SRAM4L_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SRAM2L` reader - SRAM2 Double error lockup bit
pub type SRAM2L_R = crate::BitReader;
///Field `SRAM2L` writer - SRAM2 Double error lockup bit
pub type SRAM2L_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SRAM1L` reader - SRAM1 Double error lockup bit
pub type SRAM1L_R = crate::BitReader;
///Field `SRAM1L` writer - SRAM1 Double error lockup bit
pub type SRAM1L_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DTCML` reader - DTCM-RAM Double error lockup bit
pub type DTCML_R = crate::BitReader;
///Field `DTCML` writer - DTCM-RAM Double error lockup bit
pub type DTCML_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITCML` reader - ITCM-RAM Double error lockup bit
pub type ITCML_R = crate::BitReader;
///Field `ITCML` writer - ITCM-RAM Double error lockup bit
pub type ITCML_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AXIRAML` reader - AXISRAM Double error lockup bit
pub type AXIRAML_R = crate::BitReader;
///Field `AXIRAML` writer - AXISRAM Double error lockup bit
pub type AXIRAML_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 2 - Programmable voltage detector lockup bit
    #[inline(always)]
    pub fn pvdl(&self) -> PVDL_R {
        PVDL_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - FLASH double error lockup bit
    #[inline(always)]
    pub fn flashl(&self) -> FLASHL_R {
        FLASHL_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 6 - CPU lockup bit
    #[inline(always)]
    pub fn cm7l(&self) -> CM7L_R {
        CM7L_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Backup RAM Double error lockup bit
    #[inline(always)]
    pub fn bkraml(&self) -> BKRAML_R {
        BKRAML_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 9 - SRAM4 Double error lockup bit
    #[inline(always)]
    pub fn sram4l(&self) -> SRAM4L_R {
        SRAM4L_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 11 - SRAM2 Double error lockup bit
    #[inline(always)]
    pub fn sram2l(&self) -> SRAM2L_R {
        SRAM2L_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - SRAM1 Double error lockup bit
    #[inline(always)]
    pub fn sram1l(&self) -> SRAM1L_R {
        SRAM1L_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - DTCM-RAM Double error lockup bit
    #[inline(always)]
    pub fn dtcml(&self) -> DTCML_R {
        DTCML_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - ITCM-RAM Double error lockup bit
    #[inline(always)]
    pub fn itcml(&self) -> ITCML_R {
        ITCML_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - AXISRAM Double error lockup bit
    #[inline(always)]
    pub fn axiraml(&self) -> AXIRAML_R {
        AXIRAML_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CFGR")
            .field("pvdl", &self.pvdl())
            .field("flashl", &self.flashl())
            .field("cm7l", &self.cm7l())
            .field("bkraml", &self.bkraml())
            .field("sram4l", &self.sram4l())
            .field("sram2l", &self.sram2l())
            .field("sram1l", &self.sram1l())
            .field("dtcml", &self.dtcml())
            .field("itcml", &self.itcml())
            .field("axiraml", &self.axiraml())
            .finish()
    }
}
impl W {
    ///Bit 2 - Programmable voltage detector lockup bit
    #[inline(always)]
    pub fn pvdl(&mut self) -> PVDL_W<CFGRrs> {
        PVDL_W::new(self, 2)
    }
    ///Bit 3 - FLASH double error lockup bit
    #[inline(always)]
    pub fn flashl(&mut self) -> FLASHL_W<CFGRrs> {
        FLASHL_W::new(self, 3)
    }
    ///Bit 6 - CPU lockup bit
    #[inline(always)]
    pub fn cm7l(&mut self) -> CM7L_W<CFGRrs> {
        CM7L_W::new(self, 6)
    }
    ///Bit 7 - Backup RAM Double error lockup bit
    #[inline(always)]
    pub fn bkraml(&mut self) -> BKRAML_W<CFGRrs> {
        BKRAML_W::new(self, 7)
    }
    ///Bit 9 - SRAM4 Double error lockup bit
    #[inline(always)]
    pub fn sram4l(&mut self) -> SRAM4L_W<CFGRrs> {
        SRAM4L_W::new(self, 9)
    }
    ///Bit 11 - SRAM2 Double error lockup bit
    #[inline(always)]
    pub fn sram2l(&mut self) -> SRAM2L_W<CFGRrs> {
        SRAM2L_W::new(self, 11)
    }
    ///Bit 12 - SRAM1 Double error lockup bit
    #[inline(always)]
    pub fn sram1l(&mut self) -> SRAM1L_W<CFGRrs> {
        SRAM1L_W::new(self, 12)
    }
    ///Bit 13 - DTCM-RAM Double error lockup bit
    #[inline(always)]
    pub fn dtcml(&mut self) -> DTCML_W<CFGRrs> {
        DTCML_W::new(self, 13)
    }
    ///Bit 14 - ITCM-RAM Double error lockup bit
    #[inline(always)]
    pub fn itcml(&mut self) -> ITCML_W<CFGRrs> {
        ITCML_W::new(self, 14)
    }
    ///Bit 15 - AXISRAM Double error lockup bit
    #[inline(always)]
    pub fn axiraml(&mut self) -> AXIRAML_W<CFGRrs> {
        AXIRAML_W::new(self, 15)
    }
}
/**Timer break lockup register

You can [`read`](crate::Reg::read) this register and get [`cfgr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cfgr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CFGRrs;
impl crate::RegisterSpec for CFGRrs {
    type Ux = u32;
}
///`read()` method returns [`cfgr::R`](R) reader structure
impl crate::Readable for CFGRrs {}
///`write(|w| ..)` method takes [`cfgr::W`](W) writer structure
impl crate::Writable for CFGRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CFGR to value 0
impl crate::Resettable for CFGRrs {}