stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139

///Register `D3CFGR` reader
pub type R = crate::R<D3CFGRrs>;
///Register `D3CFGR` writer
pub type W = crate::W<D3CFGRrs>;
/**D3 domain APB4 prescaler

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum D3PPRE {
    ///4: rcc_hclk divided by 2
    Div2 = 4,
    ///5: rcc_hclk divided by 4
    Div4 = 5,
    ///6: rcc_hclk divided by 8
    Div8 = 6,
    ///7: rcc_hclk divided by 16
    Div16 = 7,
    ///0: rcc_hclk not divided
    Div1 = 0,
}
impl From<D3PPRE> for u8 {
    #[inline(always)]
    fn from(variant: D3PPRE) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for D3PPRE {
    type Ux = u8;
}
impl crate::IsEnum for D3PPRE {}
///Field `D3PPRE` reader - D3 domain APB4 prescaler
pub type D3PPRE_R = crate::FieldReader<D3PPRE>;
impl D3PPRE_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> D3PPRE {
        match self.bits {
            4 => D3PPRE::Div2,
            5 => D3PPRE::Div4,
            6 => D3PPRE::Div8,
            7 => D3PPRE::Div16,
            _ => D3PPRE::Div1,
        }
    }
    ///rcc_hclk divided by 2
    #[inline(always)]
    pub fn is_div2(&self) -> bool {
        *self == D3PPRE::Div2
    }
    ///rcc_hclk divided by 4
    #[inline(always)]
    pub fn is_div4(&self) -> bool {
        *self == D3PPRE::Div4
    }
    ///rcc_hclk divided by 8
    #[inline(always)]
    pub fn is_div8(&self) -> bool {
        *self == D3PPRE::Div8
    }
    ///rcc_hclk divided by 16
    #[inline(always)]
    pub fn is_div16(&self) -> bool {
        *self == D3PPRE::Div16
    }
    ///rcc_hclk not divided
    #[inline(always)]
    pub fn is_div1(&self) -> bool {
        matches!(self.variant(), D3PPRE::Div1)
    }
}
///Field `D3PPRE` writer - D3 domain APB4 prescaler
pub type D3PPRE_W<'a, REG> = crate::FieldWriter<'a, REG, 3, D3PPRE, crate::Safe>;
impl<'a, REG> D3PPRE_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    ///rcc_hclk divided by 2
    #[inline(always)]
    pub fn div2(self) -> &'a mut crate::W<REG> {
        self.variant(D3PPRE::Div2)
    }
    ///rcc_hclk divided by 4
    #[inline(always)]
    pub fn div4(self) -> &'a mut crate::W<REG> {
        self.variant(D3PPRE::Div4)
    }
    ///rcc_hclk divided by 8
    #[inline(always)]
    pub fn div8(self) -> &'a mut crate::W<REG> {
        self.variant(D3PPRE::Div8)
    }
    ///rcc_hclk divided by 16
    #[inline(always)]
    pub fn div16(self) -> &'a mut crate::W<REG> {
        self.variant(D3PPRE::Div16)
    }
    ///rcc_hclk not divided
    #[inline(always)]
    pub fn div1(self) -> &'a mut crate::W<REG> {
        self.variant(D3PPRE::Div1)
    }
}
impl R {
    ///Bits 4:6 - D3 domain APB4 prescaler
    #[inline(always)]
    pub fn d3ppre(&self) -> D3PPRE_R {
        D3PPRE_R::new(((self.bits >> 4) & 7) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("D3CFGR").field("d3ppre", &self.d3ppre()).finish()
    }
}
impl W {
    ///Bits 4:6 - D3 domain APB4 prescaler
    #[inline(always)]
    pub fn d3ppre(&mut self) -> D3PPRE_W<D3CFGRrs> {
        D3PPRE_W::new(self, 4)
    }
}
/**RCC Domain 3 Clock Configuration Register

You can [`read`](crate::Reg::read) this register and get [`d3cfgr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`d3cfgr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct D3CFGRrs;
impl crate::RegisterSpec for D3CFGRrs {
    type Ux = u32;
}
///`read()` method returns [`d3cfgr::R`](R) reader structure
impl crate::Readable for D3CFGRrs {}
///`write(|w| ..)` method takes [`d3cfgr::W`](W) writer structure
impl crate::Writable for D3CFGRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets D3CFGR to value 0
impl crate::Resettable for D3CFGRrs {}