///Register `CR1` reader
pub type R = crate::R<CR1rs>;
///Register `CR1` writer
pub type W = crate::W<CR1rs>;
/**LPUART enable When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software. Note: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit. Note: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum UE {
///0: UART is disabled
Disabled = 0,
///1: UART is enabled
Enabled = 1,
}
impl From<UE> for bool {
#[inline(always)]
fn from(variant: UE) -> Self {
variant as u8 != 0
}
}
///Field `UE` reader - LPUART enable When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software. Note: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit. Note: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
pub type UE_R = crate::BitReader<UE>;
impl UE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> UE {
match self.bits {
false => UE::Disabled,
true => UE::Enabled,
}
}
///UART is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == UE::Disabled
}
///UART is enabled
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == UE::Enabled
}
}
///Field `UE` writer - LPUART enable When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software. Note: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit. Note: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
pub type UE_W<'a, REG> = crate::BitWriter<'a, REG, UE>;
impl<'a, REG> UE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///UART is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(UE::Disabled)
}
///UART is enabled
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(UE::Enabled)
}
}
/**LPUART enable in low-power mode When this bit is cleared, the LPUART cannot wake up the MCU from low-power mode. When this bit is set, the LPUART can wake up the MCU from low-power mode. This bit is set and cleared by software. Note: It is recommended to set the UESM bit just before entering low-power mode, and clear it when exiting low-power mode.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum UESM {
///0: USART not able to wake up the MCU from Stop mode
Disabled = 0,
///1: USART able to wake up the MCU from Stop mode
Enabled = 1,
}
impl From<UESM> for bool {
#[inline(always)]
fn from(variant: UESM) -> Self {
variant as u8 != 0
}
}
///Field `UESM` reader - LPUART enable in low-power mode When this bit is cleared, the LPUART cannot wake up the MCU from low-power mode. When this bit is set, the LPUART can wake up the MCU from low-power mode. This bit is set and cleared by software. Note: It is recommended to set the UESM bit just before entering low-power mode, and clear it when exiting low-power mode.
pub type UESM_R = crate::BitReader<UESM>;
impl UESM_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> UESM {
match self.bits {
false => UESM::Disabled,
true => UESM::Enabled,
}
}
///USART not able to wake up the MCU from Stop mode
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == UESM::Disabled
}
///USART able to wake up the MCU from Stop mode
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == UESM::Enabled
}
}
///Field `UESM` writer - LPUART enable in low-power mode When this bit is cleared, the LPUART cannot wake up the MCU from low-power mode. When this bit is set, the LPUART can wake up the MCU from low-power mode. This bit is set and cleared by software. Note: It is recommended to set the UESM bit just before entering low-power mode, and clear it when exiting low-power mode.
pub type UESM_W<'a, REG> = crate::BitWriter<'a, REG, UESM>;
impl<'a, REG> UESM_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///USART not able to wake up the MCU from Stop mode
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(UESM::Disabled)
}
///USART able to wake up the MCU from Stop mode
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(UESM::Enabled)
}
}
/**Receiver enable This bit enables the receiver. It is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RE {
///0: Receiver is disabled
Disabled = 0,
///1: Receiver is enabled
Enabled = 1,
}
impl From<RE> for bool {
#[inline(always)]
fn from(variant: RE) -> Self {
variant as u8 != 0
}
}
///Field `RE` reader - Receiver enable This bit enables the receiver. It is set and cleared by software.
pub type RE_R = crate::BitReader<RE>;
impl RE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> RE {
match self.bits {
false => RE::Disabled,
true => RE::Enabled,
}
}
///Receiver is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == RE::Disabled
}
///Receiver is enabled
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == RE::Enabled
}
}
///Field `RE` writer - Receiver enable This bit enables the receiver. It is set and cleared by software.
pub type RE_W<'a, REG> = crate::BitWriter<'a, REG, RE>;
impl<'a, REG> RE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Receiver is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(RE::Disabled)
}
///Receiver is enabled
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(RE::Enabled)
}
}
/**Transmitter enable This bit enables the transmitter. It is set and cleared by software. Note: During transmission, a low pulse on the TE bit (0 followed by 1) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. To ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register. Note: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TE {
///0: Transmitter is disabled
Disabled = 0,
///1: Transmitter is enabled
Enabled = 1,
}
impl From<TE> for bool {
#[inline(always)]
fn from(variant: TE) -> Self {
variant as u8 != 0
}
}
///Field `TE` reader - Transmitter enable This bit enables the transmitter. It is set and cleared by software. Note: During transmission, a low pulse on the TE bit (0 followed by 1) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. To ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register. Note: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.
pub type TE_R = crate::BitReader<TE>;
impl TE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> TE {
match self.bits {
false => TE::Disabled,
true => TE::Enabled,
}
}
///Transmitter is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == TE::Disabled
}
///Transmitter is enabled
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == TE::Enabled
}
}
///Field `TE` writer - Transmitter enable This bit enables the transmitter. It is set and cleared by software. Note: During transmission, a low pulse on the TE bit (0 followed by 1) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. To ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register. Note: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.
pub type TE_W<'a, REG> = crate::BitWriter<'a, REG, TE>;
impl<'a, REG> TE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Transmitter is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(TE::Disabled)
}
///Transmitter is enabled
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(TE::Enabled)
}
}
/**IDLE interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum IDLEIE {
///0: Interrupt is disabled
Disabled = 0,
///1: Interrupt is generated whenever IDLE=1 in the ISR register
Enabled = 1,
}
impl From<IDLEIE> for bool {
#[inline(always)]
fn from(variant: IDLEIE) -> Self {
variant as u8 != 0
}
}
///Field `IDLEIE` reader - IDLE interrupt enable This bit is set and cleared by software.
pub type IDLEIE_R = crate::BitReader<IDLEIE>;
impl IDLEIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> IDLEIE {
match self.bits {
false => IDLEIE::Disabled,
true => IDLEIE::Enabled,
}
}
///Interrupt is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == IDLEIE::Disabled
}
///Interrupt is generated whenever IDLE=1 in the ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == IDLEIE::Enabled
}
}
///Field `IDLEIE` writer - IDLE interrupt enable This bit is set and cleared by software.
pub type IDLEIE_W<'a, REG> = crate::BitWriter<'a, REG, IDLEIE>;
impl<'a, REG> IDLEIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(IDLEIE::Disabled)
}
///Interrupt is generated whenever IDLE=1 in the ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(IDLEIE::Enabled)
}
}
/**RXFIFO not empty interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RXNEIE {
///0: Interrupt is disabled
Disabled = 0,
///1: Interrupt is generated whenever ORE=1 or RXNE=1 in the ISR register
Enabled = 1,
}
impl From<RXNEIE> for bool {
#[inline(always)]
fn from(variant: RXNEIE) -> Self {
variant as u8 != 0
}
}
///Field `RXNEIE` reader - RXFIFO not empty interrupt enable This bit is set and cleared by software.
pub type RXNEIE_R = crate::BitReader<RXNEIE>;
impl RXNEIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> RXNEIE {
match self.bits {
false => RXNEIE::Disabled,
true => RXNEIE::Enabled,
}
}
///Interrupt is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == RXNEIE::Disabled
}
///Interrupt is generated whenever ORE=1 or RXNE=1 in the ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == RXNEIE::Enabled
}
}
///Field `RXNEIE` writer - RXFIFO not empty interrupt enable This bit is set and cleared by software.
pub type RXNEIE_W<'a, REG> = crate::BitWriter<'a, REG, RXNEIE>;
impl<'a, REG> RXNEIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(RXNEIE::Disabled)
}
///Interrupt is generated whenever ORE=1 or RXNE=1 in the ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(RXNEIE::Enabled)
}
}
/**Transmission complete interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TCIE {
///0: Interrupt is disabled
Disabled = 0,
///1: Interrupt is generated whenever TC=1 in the ISR register
Enabled = 1,
}
impl From<TCIE> for bool {
#[inline(always)]
fn from(variant: TCIE) -> Self {
variant as u8 != 0
}
}
///Field `TCIE` reader - Transmission complete interrupt enable This bit is set and cleared by software.
pub type TCIE_R = crate::BitReader<TCIE>;
impl TCIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> TCIE {
match self.bits {
false => TCIE::Disabled,
true => TCIE::Enabled,
}
}
///Interrupt is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == TCIE::Disabled
}
///Interrupt is generated whenever TC=1 in the ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == TCIE::Enabled
}
}
///Field `TCIE` writer - Transmission complete interrupt enable This bit is set and cleared by software.
pub type TCIE_W<'a, REG> = crate::BitWriter<'a, REG, TCIE>;
impl<'a, REG> TCIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(TCIE::Disabled)
}
///Interrupt is generated whenever TC=1 in the ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(TCIE::Enabled)
}
}
/**TXFIFO not full interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TXEIE {
///0: Interrupt is disabled
Disabled = 0,
///1: Interrupt is generated whenever TXE=1 in the ISR register
Enabled = 1,
}
impl From<TXEIE> for bool {
#[inline(always)]
fn from(variant: TXEIE) -> Self {
variant as u8 != 0
}
}
///Field `TXEIE` reader - TXFIFO not full interrupt enable This bit is set and cleared by software.
pub type TXEIE_R = crate::BitReader<TXEIE>;
impl TXEIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> TXEIE {
match self.bits {
false => TXEIE::Disabled,
true => TXEIE::Enabled,
}
}
///Interrupt is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == TXEIE::Disabled
}
///Interrupt is generated whenever TXE=1 in the ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == TXEIE::Enabled
}
}
///Field `TXEIE` writer - TXFIFO not full interrupt enable This bit is set and cleared by software.
pub type TXEIE_W<'a, REG> = crate::BitWriter<'a, REG, TXEIE>;
impl<'a, REG> TXEIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(TXEIE::Disabled)
}
///Interrupt is generated whenever TXE=1 in the ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(TXEIE::Enabled)
}
}
/**PE interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PEIE {
///0: Interrupt is disabled
Disabled = 0,
///1: Interrupt is generated whenever PE=1 in the ISR register
Enabled = 1,
}
impl From<PEIE> for bool {
#[inline(always)]
fn from(variant: PEIE) -> Self {
variant as u8 != 0
}
}
///Field `PEIE` reader - PE interrupt enable This bit is set and cleared by software.
pub type PEIE_R = crate::BitReader<PEIE>;
impl PEIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> PEIE {
match self.bits {
false => PEIE::Disabled,
true => PEIE::Enabled,
}
}
///Interrupt is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == PEIE::Disabled
}
///Interrupt is generated whenever PE=1 in the ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == PEIE::Enabled
}
}
///Field `PEIE` writer - PE interrupt enable This bit is set and cleared by software.
pub type PEIE_W<'a, REG> = crate::BitWriter<'a, REG, PEIE>;
impl<'a, REG> PEIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(PEIE::Disabled)
}
///Interrupt is generated whenever PE=1 in the ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(PEIE::Enabled)
}
}
/**Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. This bitfield can only be written when the LPUART is disabled (UE=0).
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PS {
///0: Even parity
Even = 0,
///1: Odd parity
Odd = 1,
}
impl From<PS> for bool {
#[inline(always)]
fn from(variant: PS) -> Self {
variant as u8 != 0
}
}
///Field `PS` reader - Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type PS_R = crate::BitReader<PS>;
impl PS_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> PS {
match self.bits {
false => PS::Even,
true => PS::Odd,
}
}
///Even parity
#[inline(always)]
pub fn is_even(&self) -> bool {
*self == PS::Even
}
///Odd parity
#[inline(always)]
pub fn is_odd(&self) -> bool {
*self == PS::Odd
}
}
///Field `PS` writer - Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type PS_W<'a, REG> = crate::BitWriter<'a, REG, PS>;
impl<'a, REG> PS_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Even parity
#[inline(always)]
pub fn even(self) -> &'a mut crate::W<REG> {
self.variant(PS::Even)
}
///Odd parity
#[inline(always)]
pub fn odd(self) -> &'a mut crate::W<REG> {
self.variant(PS::Odd)
}
}
/**Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). This bitfield can only be written when the LPUART is disabled (UE=0).
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PCE {
///0: Parity control disabled
Disabled = 0,
///1: Parity control enabled
Enabled = 1,
}
impl From<PCE> for bool {
#[inline(always)]
fn from(variant: PCE) -> Self {
variant as u8 != 0
}
}
///Field `PCE` reader - Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). This bitfield can only be written when the LPUART is disabled (UE=0).
pub type PCE_R = crate::BitReader<PCE>;
impl PCE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> PCE {
match self.bits {
false => PCE::Disabled,
true => PCE::Enabled,
}
}
///Parity control disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == PCE::Disabled
}
///Parity control enabled
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == PCE::Enabled
}
}
///Field `PCE` writer - Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). This bitfield can only be written when the LPUART is disabled (UE=0).
pub type PCE_W<'a, REG> = crate::BitWriter<'a, REG, PCE>;
impl<'a, REG> PCE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Parity control disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(PCE::Disabled)
}
///Parity control enabled
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(PCE::Enabled)
}
}
/**Receiver wakeup method This bit determines the LPUART wakeup method from Mute mode. It is set or cleared by software. This bitfield can only be written when the LPUART is disabled (UE=0).
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum WAKE {
///0: Idle line
Idle = 0,
///1: Address mask
Address = 1,
}
impl From<WAKE> for bool {
#[inline(always)]
fn from(variant: WAKE) -> Self {
variant as u8 != 0
}
}
///Field `WAKE` reader - Receiver wakeup method This bit determines the LPUART wakeup method from Mute mode. It is set or cleared by software. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type WAKE_R = crate::BitReader<WAKE>;
impl WAKE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> WAKE {
match self.bits {
false => WAKE::Idle,
true => WAKE::Address,
}
}
///Idle line
#[inline(always)]
pub fn is_idle(&self) -> bool {
*self == WAKE::Idle
}
///Address mask
#[inline(always)]
pub fn is_address(&self) -> bool {
*self == WAKE::Address
}
}
///Field `WAKE` writer - Receiver wakeup method This bit determines the LPUART wakeup method from Mute mode. It is set or cleared by software. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type WAKE_W<'a, REG> = crate::BitWriter<'a, REG, WAKE>;
impl<'a, REG> WAKE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Idle line
#[inline(always)]
pub fn idle(self) -> &'a mut crate::W<REG> {
self.variant(WAKE::Idle)
}
///Address mask
#[inline(always)]
pub fn address(self) -> &'a mut crate::W<REG> {
self.variant(WAKE::Address)
}
}
/**Word length This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description). This bit can only be written when the LPUART is disabled (UE=0).
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum M0 {
///0: 1 start bit, 8 data bits, n stop bits
Bit8 = 0,
///1: 1 start bit, 9 data bits, n stop bits
Bit9 = 1,
}
impl From<M0> for bool {
#[inline(always)]
fn from(variant: M0) -> Self {
variant as u8 != 0
}
}
///Field `M0` reader - Word length This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description). This bit can only be written when the LPUART is disabled (UE=0).
pub type M0_R = crate::BitReader<M0>;
impl M0_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> M0 {
match self.bits {
false => M0::Bit8,
true => M0::Bit9,
}
}
///1 start bit, 8 data bits, n stop bits
#[inline(always)]
pub fn is_bit8(&self) -> bool {
*self == M0::Bit8
}
///1 start bit, 9 data bits, n stop bits
#[inline(always)]
pub fn is_bit9(&self) -> bool {
*self == M0::Bit9
}
}
///Field `M0` writer - Word length This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description). This bit can only be written when the LPUART is disabled (UE=0).
pub type M0_W<'a, REG> = crate::BitWriter<'a, REG, M0>;
impl<'a, REG> M0_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///1 start bit, 8 data bits, n stop bits
#[inline(always)]
pub fn bit8(self) -> &'a mut crate::W<REG> {
self.variant(M0::Bit8)
}
///1 start bit, 9 data bits, n stop bits
#[inline(always)]
pub fn bit9(self) -> &'a mut crate::W<REG> {
self.variant(M0::Bit9)
}
}
/**Mute mode enable This bit activates the Mute mode function of the LPUART. When set, the LPUART can switch between the active and Mute modes, as defined by the WAKE bit. It is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MME {
///0: Receiver in active mode permanently
Disabled = 0,
///1: Receiver can switch between mute mode and active mode
Enabled = 1,
}
impl From<MME> for bool {
#[inline(always)]
fn from(variant: MME) -> Self {
variant as u8 != 0
}
}
///Field `MME` reader - Mute mode enable This bit activates the Mute mode function of the LPUART. When set, the LPUART can switch between the active and Mute modes, as defined by the WAKE bit. It is set and cleared by software.
pub type MME_R = crate::BitReader<MME>;
impl MME_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> MME {
match self.bits {
false => MME::Disabled,
true => MME::Enabled,
}
}
///Receiver in active mode permanently
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == MME::Disabled
}
///Receiver can switch between mute mode and active mode
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == MME::Enabled
}
}
///Field `MME` writer - Mute mode enable This bit activates the Mute mode function of the LPUART. When set, the LPUART can switch between the active and Mute modes, as defined by the WAKE bit. It is set and cleared by software.
pub type MME_W<'a, REG> = crate::BitWriter<'a, REG, MME>;
impl<'a, REG> MME_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Receiver in active mode permanently
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(MME::Disabled)
}
///Receiver can switch between mute mode and active mode
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(MME::Enabled)
}
}
/**Character match interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CMIE {
///0: Interrupt is disabled
Disabled = 0,
///1: Interrupt is generated when the CMF bit is set in the ISR register
Enabled = 1,
}
impl From<CMIE> for bool {
#[inline(always)]
fn from(variant: CMIE) -> Self {
variant as u8 != 0
}
}
///Field `CMIE` reader - Character match interrupt enable This bit is set and cleared by software.
pub type CMIE_R = crate::BitReader<CMIE>;
impl CMIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> CMIE {
match self.bits {
false => CMIE::Disabled,
true => CMIE::Enabled,
}
}
///Interrupt is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == CMIE::Disabled
}
///Interrupt is generated when the CMF bit is set in the ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == CMIE::Enabled
}
}
///Field `CMIE` writer - Character match interrupt enable This bit is set and cleared by software.
pub type CMIE_W<'a, REG> = crate::BitWriter<'a, REG, CMIE>;
impl<'a, REG> CMIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(CMIE::Disabled)
}
///Interrupt is generated when the CMF bit is set in the ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(CMIE::Enabled)
}
}
///Field `DEDT` reader - Driver Enable deassertion time This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal.It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 79.4.14: RS232 Hardware flow control and RS485 Driver Enable. If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type DEDT_R = crate::FieldReader;
///Field `DEDT` writer - Driver Enable deassertion time This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal.It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 79.4.14: RS232 Hardware flow control and RS485 Driver Enable. If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type DEDT_W<'a, REG> = crate::FieldWriter<'a, REG, 5, u8, crate::Safe>;
///Field `DEAT` reader - Driver Enable assertion time This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 78.5.21: RS232 Hardware flow control and RS485 Driver Enable. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type DEAT_R = crate::FieldReader;
///Field `DEAT` writer - Driver Enable assertion time This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 78.5.21: RS232 Hardware flow control and RS485 Driver Enable. This bitfield can only be written when the LPUART is disabled (UE=0).
pub type DEAT_W<'a, REG> = crate::FieldWriter<'a, REG, 5, u8, crate::Safe>;
/**Word length This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software. M\[1:0\] = 00: 1 Start bit, 8 Data bits, n Stop bit M\[1:0\] = 01: 1 Start bit, 9 Data bits, n Stop bit M\[1:0\] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the LPUART is disabled (UE=0). Note: In 7-bit data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum M1 {
///0: Use M0 to set the data bits
M0 = 0,
///1: 1 start bit, 7 data bits, n stop bits
Bit7 = 1,
}
impl From<M1> for bool {
#[inline(always)]
fn from(variant: M1) -> Self {
variant as u8 != 0
}
}
///Field `M1` reader - Word length This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software. M\[1:0\] = 00: 1 Start bit, 8 Data bits, n Stop bit M\[1:0\] = 01: 1 Start bit, 9 Data bits, n Stop bit M\[1:0\] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the LPUART is disabled (UE=0). Note: In 7-bit data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
pub type M1_R = crate::BitReader<M1>;
impl M1_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> M1 {
match self.bits {
false => M1::M0,
true => M1::Bit7,
}
}
///Use M0 to set the data bits
#[inline(always)]
pub fn is_m0(&self) -> bool {
*self == M1::M0
}
///1 start bit, 7 data bits, n stop bits
#[inline(always)]
pub fn is_bit7(&self) -> bool {
*self == M1::Bit7
}
}
///Field `M1` writer - Word length This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software. M\[1:0\] = 00: 1 Start bit, 8 Data bits, n Stop bit M\[1:0\] = 01: 1 Start bit, 9 Data bits, n Stop bit M\[1:0\] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the LPUART is disabled (UE=0). Note: In 7-bit data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
pub type M1_W<'a, REG> = crate::BitWriter<'a, REG, M1>;
impl<'a, REG> M1_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Use M0 to set the data bits
#[inline(always)]
pub fn m0(self) -> &'a mut crate::W<REG> {
self.variant(M1::M0)
}
///1 start bit, 7 data bits, n stop bits
#[inline(always)]
pub fn bit7(self) -> &'a mut crate::W<REG> {
self.variant(M1::Bit7)
}
}
/**FIFO mode enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FIFOEN {
///0: FIFO mode is disabled
Disabled = 0,
///1: FIFO mode is enabled
Enabled = 1,
}
impl From<FIFOEN> for bool {
#[inline(always)]
fn from(variant: FIFOEN) -> Self {
variant as u8 != 0
}
}
///Field `FIFOEN` reader - FIFO mode enable This bit is set and cleared by software.
pub type FIFOEN_R = crate::BitReader<FIFOEN>;
impl FIFOEN_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> FIFOEN {
match self.bits {
false => FIFOEN::Disabled,
true => FIFOEN::Enabled,
}
}
///FIFO mode is disabled
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == FIFOEN::Disabled
}
///FIFO mode is enabled
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == FIFOEN::Enabled
}
}
///Field `FIFOEN` writer - FIFO mode enable This bit is set and cleared by software.
pub type FIFOEN_W<'a, REG> = crate::BitWriter<'a, REG, FIFOEN>;
impl<'a, REG> FIFOEN_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///FIFO mode is disabled
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(FIFOEN::Disabled)
}
///FIFO mode is enabled
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(FIFOEN::Enabled)
}
}
/**TXFIFO empty interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TXFEIE {
///0: Interrupt inhibited
Disabled = 0,
///1: USART interrupt generated when TXFE = 1 in the USART_ISR register
Enabled = 1,
}
impl From<TXFEIE> for bool {
#[inline(always)]
fn from(variant: TXFEIE) -> Self {
variant as u8 != 0
}
}
///Field `TXFEIE` reader - TXFIFO empty interrupt enable This bit is set and cleared by software.
pub type TXFEIE_R = crate::BitReader<TXFEIE>;
impl TXFEIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> TXFEIE {
match self.bits {
false => TXFEIE::Disabled,
true => TXFEIE::Enabled,
}
}
///Interrupt inhibited
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == TXFEIE::Disabled
}
///USART interrupt generated when TXFE = 1 in the USART_ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == TXFEIE::Enabled
}
}
///Field `TXFEIE` writer - TXFIFO empty interrupt enable This bit is set and cleared by software.
pub type TXFEIE_W<'a, REG> = crate::BitWriter<'a, REG, TXFEIE>;
impl<'a, REG> TXFEIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt inhibited
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(TXFEIE::Disabled)
}
///USART interrupt generated when TXFE = 1 in the USART_ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(TXFEIE::Enabled)
}
}
/**RXFIFO Full interrupt enable This bit is set and cleared by software.
Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RXFFIE {
///0: Interrupt inhibited
Disabled = 0,
///1: USART interrupt generated when RXFF = 1 in the USART_ISR register
Enabled = 1,
}
impl From<RXFFIE> for bool {
#[inline(always)]
fn from(variant: RXFFIE) -> Self {
variant as u8 != 0
}
}
///Field `RXFFIE` reader - RXFIFO Full interrupt enable This bit is set and cleared by software.
pub type RXFFIE_R = crate::BitReader<RXFFIE>;
impl RXFFIE_R {
///Get enumerated values variant
#[inline(always)]
pub const fn variant(&self) -> RXFFIE {
match self.bits {
false => RXFFIE::Disabled,
true => RXFFIE::Enabled,
}
}
///Interrupt inhibited
#[inline(always)]
pub fn is_disabled(&self) -> bool {
*self == RXFFIE::Disabled
}
///USART interrupt generated when RXFF = 1 in the USART_ISR register
#[inline(always)]
pub fn is_enabled(&self) -> bool {
*self == RXFFIE::Enabled
}
}
///Field `RXFFIE` writer - RXFIFO Full interrupt enable This bit is set and cleared by software.
pub type RXFFIE_W<'a, REG> = crate::BitWriter<'a, REG, RXFFIE>;
impl<'a, REG> RXFFIE_W<'a, REG>
where
REG: crate::Writable + crate::RegisterSpec,
{
///Interrupt inhibited
#[inline(always)]
pub fn disabled(self) -> &'a mut crate::W<REG> {
self.variant(RXFFIE::Disabled)
}
///USART interrupt generated when RXFF = 1 in the USART_ISR register
#[inline(always)]
pub fn enabled(self) -> &'a mut crate::W<REG> {
self.variant(RXFFIE::Enabled)
}
}
impl R {
///Bit 0 - LPUART enable When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software. Note: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit. Note: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
#[inline(always)]
pub fn ue(&self) -> UE_R {
UE_R::new((self.bits & 1) != 0)
}
///Bit 1 - LPUART enable in low-power mode When this bit is cleared, the LPUART cannot wake up the MCU from low-power mode. When this bit is set, the LPUART can wake up the MCU from low-power mode. This bit is set and cleared by software. Note: It is recommended to set the UESM bit just before entering low-power mode, and clear it when exiting low-power mode.
#[inline(always)]
pub fn uesm(&self) -> UESM_R {
UESM_R::new(((self.bits >> 1) & 1) != 0)
}
///Bit 2 - Receiver enable This bit enables the receiver. It is set and cleared by software.
#[inline(always)]
pub fn re(&self) -> RE_R {
RE_R::new(((self.bits >> 2) & 1) != 0)
}
///Bit 3 - Transmitter enable This bit enables the transmitter. It is set and cleared by software. Note: During transmission, a low pulse on the TE bit (0 followed by 1) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. To ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register. Note: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.
#[inline(always)]
pub fn te(&self) -> TE_R {
TE_R::new(((self.bits >> 3) & 1) != 0)
}
///Bit 4 - IDLE interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn idleie(&self) -> IDLEIE_R {
IDLEIE_R::new(((self.bits >> 4) & 1) != 0)
}
///Bit 5 - RXFIFO not empty interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn rxneie(&self) -> RXNEIE_R {
RXNEIE_R::new(((self.bits >> 5) & 1) != 0)
}
///Bit 6 - Transmission complete interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn tcie(&self) -> TCIE_R {
TCIE_R::new(((self.bits >> 6) & 1) != 0)
}
///Bit 7 - TXFIFO not full interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn txeie(&self) -> TXEIE_R {
TXEIE_R::new(((self.bits >> 7) & 1) != 0)
}
///Bit 8 - PE interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn peie(&self) -> PEIE_R {
PEIE_R::new(((self.bits >> 8) & 1) != 0)
}
///Bit 9 - Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn ps(&self) -> PS_R {
PS_R::new(((self.bits >> 9) & 1) != 0)
}
///Bit 10 - Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn pce(&self) -> PCE_R {
PCE_R::new(((self.bits >> 10) & 1) != 0)
}
///Bit 11 - Receiver wakeup method This bit determines the LPUART wakeup method from Mute mode. It is set or cleared by software. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn wake(&self) -> WAKE_R {
WAKE_R::new(((self.bits >> 11) & 1) != 0)
}
///Bit 12 - Word length This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description). This bit can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn m0(&self) -> M0_R {
M0_R::new(((self.bits >> 12) & 1) != 0)
}
///Bit 13 - Mute mode enable This bit activates the Mute mode function of the LPUART. When set, the LPUART can switch between the active and Mute modes, as defined by the WAKE bit. It is set and cleared by software.
#[inline(always)]
pub fn mme(&self) -> MME_R {
MME_R::new(((self.bits >> 13) & 1) != 0)
}
///Bit 14 - Character match interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn cmie(&self) -> CMIE_R {
CMIE_R::new(((self.bits >> 14) & 1) != 0)
}
///Bits 16:20 - Driver Enable deassertion time This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal.It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 79.4.14: RS232 Hardware flow control and RS485 Driver Enable. If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn dedt(&self) -> DEDT_R {
DEDT_R::new(((self.bits >> 16) & 0x1f) as u8)
}
///Bits 21:25 - Driver Enable assertion time This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 78.5.21: RS232 Hardware flow control and RS485 Driver Enable. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn deat(&self) -> DEAT_R {
DEAT_R::new(((self.bits >> 21) & 0x1f) as u8)
}
///Bit 28 - Word length This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software. M\[1:0\] = 00: 1 Start bit, 8 Data bits, n Stop bit M\[1:0\] = 01: 1 Start bit, 9 Data bits, n Stop bit M\[1:0\] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the LPUART is disabled (UE=0). Note: In 7-bit data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
#[inline(always)]
pub fn m1(&self) -> M1_R {
M1_R::new(((self.bits >> 28) & 1) != 0)
}
///Bit 29 - FIFO mode enable This bit is set and cleared by software.
#[inline(always)]
pub fn fifoen(&self) -> FIFOEN_R {
FIFOEN_R::new(((self.bits >> 29) & 1) != 0)
}
///Bit 30 - TXFIFO empty interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn txfeie(&self) -> TXFEIE_R {
TXFEIE_R::new(((self.bits >> 30) & 1) != 0)
}
///Bit 31 - RXFIFO Full interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn rxffie(&self) -> RXFFIE_R {
RXFFIE_R::new(((self.bits >> 31) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("CR1")
.field("ue", &self.ue())
.field("uesm", &self.uesm())
.field("re", &self.re())
.field("te", &self.te())
.field("idleie", &self.idleie())
.field("rxneie", &self.rxneie())
.field("tcie", &self.tcie())
.field("txeie", &self.txeie())
.field("peie", &self.peie())
.field("ps", &self.ps())
.field("pce", &self.pce())
.field("wake", &self.wake())
.field("m0", &self.m0())
.field("mme", &self.mme())
.field("cmie", &self.cmie())
.field("dedt", &self.dedt())
.field("deat", &self.deat())
.field("m1", &self.m1())
.field("fifoen", &self.fifoen())
.field("txfeie", &self.txfeie())
.field("rxffie", &self.rxffie())
.finish()
}
}
impl W {
///Bit 0 - LPUART enable When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software. Note: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit. Note: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
#[inline(always)]
pub fn ue(&mut self) -> UE_W<CR1rs> {
UE_W::new(self, 0)
}
///Bit 1 - LPUART enable in low-power mode When this bit is cleared, the LPUART cannot wake up the MCU from low-power mode. When this bit is set, the LPUART can wake up the MCU from low-power mode. This bit is set and cleared by software. Note: It is recommended to set the UESM bit just before entering low-power mode, and clear it when exiting low-power mode.
#[inline(always)]
pub fn uesm(&mut self) -> UESM_W<CR1rs> {
UESM_W::new(self, 1)
}
///Bit 2 - Receiver enable This bit enables the receiver. It is set and cleared by software.
#[inline(always)]
pub fn re(&mut self) -> RE_W<CR1rs> {
RE_W::new(self, 2)
}
///Bit 3 - Transmitter enable This bit enables the transmitter. It is set and cleared by software. Note: During transmission, a low pulse on the TE bit (0 followed by 1) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. To ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register. Note: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts.
#[inline(always)]
pub fn te(&mut self) -> TE_W<CR1rs> {
TE_W::new(self, 3)
}
///Bit 4 - IDLE interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn idleie(&mut self) -> IDLEIE_W<CR1rs> {
IDLEIE_W::new(self, 4)
}
///Bit 5 - RXFIFO not empty interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn rxneie(&mut self) -> RXNEIE_W<CR1rs> {
RXNEIE_W::new(self, 5)
}
///Bit 6 - Transmission complete interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn tcie(&mut self) -> TCIE_W<CR1rs> {
TCIE_W::new(self, 6)
}
///Bit 7 - TXFIFO not full interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn txeie(&mut self) -> TXEIE_W<CR1rs> {
TXEIE_W::new(self, 7)
}
///Bit 8 - PE interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn peie(&mut self) -> PEIE_W<CR1rs> {
PEIE_W::new(self, 8)
}
///Bit 9 - Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn ps(&mut self) -> PS_W<CR1rs> {
PS_W::new(self, 9)
}
///Bit 10 - Parity control enable This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn pce(&mut self) -> PCE_W<CR1rs> {
PCE_W::new(self, 10)
}
///Bit 11 - Receiver wakeup method This bit determines the LPUART wakeup method from Mute mode. It is set or cleared by software. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn wake(&mut self) -> WAKE_W<CR1rs> {
WAKE_W::new(self, 11)
}
///Bit 12 - Word length This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description). This bit can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn m0(&mut self) -> M0_W<CR1rs> {
M0_W::new(self, 12)
}
///Bit 13 - Mute mode enable This bit activates the Mute mode function of the LPUART. When set, the LPUART can switch between the active and Mute modes, as defined by the WAKE bit. It is set and cleared by software.
#[inline(always)]
pub fn mme(&mut self) -> MME_W<CR1rs> {
MME_W::new(self, 13)
}
///Bit 14 - Character match interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn cmie(&mut self) -> CMIE_W<CR1rs> {
CMIE_W::new(self, 14)
}
///Bits 16:20 - Driver Enable deassertion time This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal.It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 79.4.14: RS232 Hardware flow control and RS485 Driver Enable. If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn dedt(&mut self) -> DEDT_W<CR1rs> {
DEDT_W::new(self, 16)
}
///Bits 21:25 - Driver Enable assertion time This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 78.5.21: RS232 Hardware flow control and RS485 Driver Enable. This bitfield can only be written when the LPUART is disabled (UE=0).
#[inline(always)]
pub fn deat(&mut self) -> DEAT_W<CR1rs> {
DEAT_W::new(self, 21)
}
///Bit 28 - Word length This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software. M\[1:0\] = 00: 1 Start bit, 8 Data bits, n Stop bit M\[1:0\] = 01: 1 Start bit, 9 Data bits, n Stop bit M\[1:0\] = 10: 1 Start bit, 7 Data bits, n Stop bit This bit can only be written when the LPUART is disabled (UE=0). Note: In 7-bit data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
#[inline(always)]
pub fn m1(&mut self) -> M1_W<CR1rs> {
M1_W::new(self, 28)
}
///Bit 29 - FIFO mode enable This bit is set and cleared by software.
#[inline(always)]
pub fn fifoen(&mut self) -> FIFOEN_W<CR1rs> {
FIFOEN_W::new(self, 29)
}
///Bit 30 - TXFIFO empty interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn txfeie(&mut self) -> TXFEIE_W<CR1rs> {
TXFEIE_W::new(self, 30)
}
///Bit 31 - RXFIFO Full interrupt enable This bit is set and cleared by software.
#[inline(always)]
pub fn rxffie(&mut self) -> RXFFIE_W<CR1rs> {
RXFFIE_W::new(self, 31)
}
}
/**LPUART control register 1
You can [`read`](crate::Reg::read) this register and get [`cr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CR1rs;
impl crate::RegisterSpec for CR1rs {
type Ux = u32;
}
///`read()` method returns [`cr1::R`](R) reader structure
impl crate::Readable for CR1rs {}
///`write(|w| ..)` method takes [`cr1::W`](W) writer structure
impl crate::Writable for CR1rs {
type Safety = crate::Unsafe;
}
///`reset()` method sets CR1 to value 0
impl crate::Resettable for CR1rs {}