stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137

///Register `ICR` writer
pub type W = crate::W<ICRrs>;
///Compare %s Interrupt flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMP1CW;
///Field `CMPC(1-4)` writer - Compare %s Interrupt flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W;
///Field `REPC` writer - Repetition Interrupt flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as REPC_W;
///Field `UPDC` writer - Update Interrupt flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as UPDC_W;
///Field `CPTC(1-2)` writer - Capture%s Interrupt flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as CPTC_W;
///Field `SETC(1-2)` writer - Output %s Set flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as SETC_W;
///Field `RST1C` writer - Output 1 Reset flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as RST1C_W;
///Field `RST2C` writer - Output 2 Reset flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as RST2C_W;
///Field `RSTC` writer - Reset Interrupt flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as RSTC_W;
///Field `DLYPRTC` writer - Delayed Protection Flag Clear
pub use crate::stm32h743::hrtim_master::icr::CMPC_W as DLYPRTC_W;
impl core::fmt::Debug for crate::generic::Reg<ICRrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Compare (1-4) Interrupt flag Clear
    ///
    ///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `CMP1C` field.</div>
    #[inline(always)]
    pub fn cmpc(&mut self, n: u8) -> CMPC_W<ICRrs> {
        #[allow(clippy::no_effect)] [(); 4][n as usize];
        CMPC_W::new(self, n)
    }
    ///Bit 0 - Compare 1 Interrupt flag Clear
    #[inline(always)]
    pub fn cmp1c(&mut self) -> CMPC_W<ICRrs> {
        CMPC_W::new(self, 0)
    }
    ///Bit 1 - Compare 2 Interrupt flag Clear
    #[inline(always)]
    pub fn cmp2c(&mut self) -> CMPC_W<ICRrs> {
        CMPC_W::new(self, 1)
    }
    ///Bit 2 - Compare 3 Interrupt flag Clear
    #[inline(always)]
    pub fn cmp3c(&mut self) -> CMPC_W<ICRrs> {
        CMPC_W::new(self, 2)
    }
    ///Bit 3 - Compare 4 Interrupt flag Clear
    #[inline(always)]
    pub fn cmp4c(&mut self) -> CMPC_W<ICRrs> {
        CMPC_W::new(self, 3)
    }
    ///Bit 4 - Repetition Interrupt flag Clear
    #[inline(always)]
    pub fn repc(&mut self) -> REPC_W<ICRrs> {
        REPC_W::new(self, 4)
    }
    ///Bit 6 - Update Interrupt flag Clear
    #[inline(always)]
    pub fn updc(&mut self) -> UPDC_W<ICRrs> {
        UPDC_W::new(self, 6)
    }
    ///Capture(1-2) Interrupt flag Clear
    ///
    ///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `CPT1C` field.</div>
    #[inline(always)]
    pub fn cptc(&mut self, n: u8) -> CPTC_W<ICRrs> {
        #[allow(clippy::no_effect)] [(); 2][n as usize];
        CPTC_W::new(self, n + 7)
    }
    ///Bit 7 - Capture1 Interrupt flag Clear
    #[inline(always)]
    pub fn cpt1c(&mut self) -> CPTC_W<ICRrs> {
        CPTC_W::new(self, 7)
    }
    ///Bit 8 - Capture2 Interrupt flag Clear
    #[inline(always)]
    pub fn cpt2c(&mut self) -> CPTC_W<ICRrs> {
        CPTC_W::new(self, 8)
    }
    ///Output (1-2) Set flag Clear
    ///
    ///<div class="warning">`n` is number of field in register. `n == 0` corresponds to `SET1C` field.</div>
    #[inline(always)]
    pub fn setc(&mut self, n: u8) -> SETC_W<ICRrs> {
        #[allow(clippy::no_effect)] [(); 2][n as usize];
        SETC_W::new(self, n * 2 + 9)
    }
    ///Bit 9 - Output 1 Set flag Clear
    #[inline(always)]
    pub fn set1c(&mut self) -> SETC_W<ICRrs> {
        SETC_W::new(self, 9)
    }
    ///Bit 11 - Output 2 Set flag Clear
    #[inline(always)]
    pub fn set2c(&mut self) -> SETC_W<ICRrs> {
        SETC_W::new(self, 11)
    }
    ///Bit 10 - Output 1 Reset flag Clear
    #[inline(always)]
    pub fn rst1c(&mut self) -> RST1C_W<ICRrs> {
        RST1C_W::new(self, 10)
    }
    ///Bit 12 - Output 2 Reset flag Clear
    #[inline(always)]
    pub fn rst2c(&mut self) -> RST2C_W<ICRrs> {
        RST2C_W::new(self, 12)
    }
    ///Bit 13 - Reset Interrupt flag Clear
    #[inline(always)]
    pub fn rstc(&mut self) -> RSTC_W<ICRrs> {
        RSTC_W::new(self, 13)
    }
    ///Bit 14 - Delayed Protection Flag Clear
    #[inline(always)]
    pub fn dlyprtc(&mut self) -> DLYPRTC_W<ICRrs> {
        DLYPRTC_W::new(self, 14)
    }
}
/**Timerx Interrupt Clear Register

You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`icr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct ICRrs;
impl crate::RegisterSpec for ICRrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`icr::W`](W) writer structure
impl crate::Writable for ICRrs {
    type Safety = crate::Unsafe;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0x7fdf;
}
///`reset()` method sets ICR to value 0
impl crate::Resettable for ICRrs {}