stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130

#[repr(C)]
#[derive(Debug)]
///Extended channel cluster
pub struct CH2D {
    lbar: LBAR,
    _reserved1: [u8; 0x08],
    fcr: FCR,
    sr: SR,
    cr: CR,
    _reserved4: [u8; 0x28],
    tr1: TR1,
    tr2: TR2,
    br1: BR1,
    sar: SAR,
    dar: DAR,
    tr3: TR3,
    br2: BR2,
    _reserved11: [u8; 0x20],
    llr: LLR,
}
impl CH2D {
    ///0x00 - GPDMA channel 12 linked-list base address register
    #[inline(always)]
    pub const fn lbar(&self) -> &LBAR {
        &self.lbar
    }
    ///0x0c - GPDMA channel 12 flag clear register
    #[inline(always)]
    pub const fn fcr(&self) -> &FCR {
        &self.fcr
    }
    ///0x10 - GPDMA channel 12 status register
    #[inline(always)]
    pub const fn sr(&self) -> &SR {
        &self.sr
    }
    ///0x14 - GPDMA channel 12 control register
    #[inline(always)]
    pub const fn cr(&self) -> &CR {
        &self.cr
    }
    ///0x40 - GPDMA channel 12 transfer register 1
    #[inline(always)]
    pub const fn tr1(&self) -> &TR1 {
        &self.tr1
    }
    ///0x44 - GPDMA channel 12 transfer register 2
    #[inline(always)]
    pub const fn tr2(&self) -> &TR2 {
        &self.tr2
    }
    ///0x48 - GPDMA channel 12 alternate block register 1
    #[inline(always)]
    pub const fn br1(&self) -> &BR1 {
        &self.br1
    }
    ///0x4c - GPDMA channel 12 source address register
    #[inline(always)]
    pub const fn sar(&self) -> &SAR {
        &self.sar
    }
    ///0x50 - GPDMA channel 12 destination address register
    #[inline(always)]
    pub const fn dar(&self) -> &DAR {
        &self.dar
    }
    ///0x54 - GPDMA channel 12 transfer register 3
    #[inline(always)]
    pub const fn tr3(&self) -> &TR3 {
        &self.tr3
    }
    ///0x58 - GPDMA channel 12 block register 2
    #[inline(always)]
    pub const fn br2(&self) -> &BR2 {
        &self.br2
    }
    ///0x7c - GPDMA channel 12 alternate linked-list address register
    #[inline(always)]
    pub const fn llr(&self) -> &LLR {
        &self.llr
    }
}
pub use crate::stm32h7s::gpdma::ch::cr;
pub use crate::stm32h7s::gpdma::ch::fcr;
pub use crate::stm32h7s::gpdma::ch::lbar;
pub use crate::stm32h7s::gpdma::ch::sr;
pub use crate::stm32h7s::gpdma::ch::tr1;
pub use crate::stm32h7s::gpdma::ch::tr2;
pub use crate::stm32h7s::gpdma::ch::CR;
pub use crate::stm32h7s::gpdma::ch::FCR;
pub use crate::stm32h7s::gpdma::ch::LBAR;
pub use crate::stm32h7s::gpdma::ch::SR;
pub use crate::stm32h7s::gpdma::ch::TR1;
pub use crate::stm32h7s::gpdma::ch::TR2;
/**BR1 (rw) register accessor: GPDMA channel 12 alternate block register 1

You can [`read`](crate::Reg::read) this register and get [`br1::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`br1::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@br1`] module*/
pub type BR1 = crate::Reg<br1::BR1rs>;
///GPDMA channel 12 alternate block register 1
pub mod br1;
pub use crate::stm32h7s::gpdma::ch::dar;
pub use crate::stm32h7s::gpdma::ch::sar;
pub use crate::stm32h7s::gpdma::ch::DAR;
pub use crate::stm32h7s::gpdma::ch::SAR;
/**TR3 (rw) register accessor: GPDMA channel 12 transfer register 3

You can [`read`](crate::Reg::read) this register and get [`tr3::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tr3::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@tr3`] module*/
pub type TR3 = crate::Reg<tr3::TR3rs>;
///GPDMA channel 12 transfer register 3
pub mod tr3;
/**BR2 (rw) register accessor: GPDMA channel 12 block register 2

You can [`read`](crate::Reg::read) this register and get [`br2::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`br2::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@br2`] module*/
pub type BR2 = crate::Reg<br2::BR2rs>;
///GPDMA channel 12 block register 2
pub mod br2;
/**LLR (rw) register accessor: GPDMA channel 12 alternate linked-list address register

You can [`read`](crate::Reg::read) this register and get [`llr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`llr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@llr`] module*/
pub type LLR = crate::Reg<llr::LLRrs>;
///GPDMA channel 12 alternate linked-list address register
pub mod llr;