pub type R = crate::R<OBW2SRrs>;
pub type ITCM_AXI_SHARE_R = crate::FieldReader;
pub type DTCM_AXI_SHARE_R = crate::FieldReader;
pub type ECC_ON_SRAM_R = crate::BitReader;
pub type I2C_NI3C_R = crate::BitReader;
impl R {
#[inline(always)]
pub fn itcm_axi_share(&self) -> ITCM_AXI_SHARE_R {
ITCM_AXI_SHARE_R::new((self.bits & 7) as u8)
}
#[inline(always)]
pub fn dtcm_axi_share(&self) -> DTCM_AXI_SHARE_R {
DTCM_AXI_SHARE_R::new(((self.bits >> 4) & 7) as u8)
}
#[inline(always)]
pub fn ecc_on_sram(&self) -> ECC_ON_SRAM_R {
ECC_ON_SRAM_R::new(((self.bits >> 8) & 1) != 0)
}
#[inline(always)]
pub fn i2c_ni3c(&self) -> I2C_NI3C_R {
I2C_NI3C_R::new(((self.bits >> 9) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("OBW2SR")
.field("itcm_axi_share", &self.itcm_axi_share())
.field("dtcm_axi_share", &self.dtcm_axi_share())
.field("ecc_on_sram", &self.ecc_on_sram())
.field("i2c_ni3c", &self.i2c_ni3c())
.finish()
}
}
pub struct OBW2SRrs;
impl crate::RegisterSpec for OBW2SRrs {
type Ux = u32;
}
impl crate::Readable for OBW2SRrs {}
impl crate::Resettable for OBW2SRrs {}