stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239

///Register `TTOST` reader
pub type R = crate::R<TTOSTrs>;
///Register `TTOST` writer
pub type W = crate::W<TTOSTrs>;
///Field `EL` reader - Error Level
pub type EL_R = crate::FieldReader;
///Field `EL` writer - Error Level
pub type EL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `MS` reader - Master State.
pub type MS_R = crate::FieldReader;
///Field `MS` writer - Master State.
pub type MS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `SYS` reader - Synchronization State
pub type SYS_R = crate::FieldReader;
///Field `SYS` writer - Synchronization State
pub type SYS_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `QGTP` reader - Quality of Global Time Phase
pub type QGTP_R = crate::BitReader;
///Field `QGTP` writer - Quality of Global Time Phase
pub type QGTP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `QCS` reader - Quality of Clock Speed
pub type QCS_R = crate::BitReader;
///Field `QCS` writer - Quality of Clock Speed
pub type QCS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTO` reader - Reference Trigger Offset
pub type RTO_R = crate::FieldReader;
///Field `RTO` writer - Reference Trigger Offset
pub type RTO_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `WGTD` reader - Wait for Global Time Discontinuity
pub type WGTD_R = crate::BitReader;
///Field `WGTD` writer - Wait for Global Time Discontinuity
pub type WGTD_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GFI` reader - Gap Finished Indicator.
pub type GFI_R = crate::BitReader;
///Field `GFI` writer - Gap Finished Indicator.
pub type GFI_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TMP` reader - Time Master Priority
pub type TMP_R = crate::FieldReader;
///Field `TMP` writer - Time Master Priority
pub type TMP_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `GSI` reader - Gap Started Indicator.
pub type GSI_R = crate::BitReader;
///Field `GSI` writer - Gap Started Indicator.
pub type GSI_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WFE` reader - Wait for Event
pub type WFE_R = crate::BitReader;
///Field `WFE` writer - Wait for Event
pub type WFE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AWE` reader - Application Watchdog Event
pub type AWE_R = crate::BitReader;
///Field `AWE` writer - Application Watchdog Event
pub type AWE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WECS` reader - Wait for External Clock Synchronization
pub type WECS_R = crate::BitReader;
///Field `WECS` writer - Wait for External Clock Synchronization
pub type WECS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPL` reader - Schedule Phase Lock
pub type SPL_R = crate::BitReader;
///Field `SPL` writer - Schedule Phase Lock
pub type SPL_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:1 - Error Level
    #[inline(always)]
    pub fn el(&self) -> EL_R {
        EL_R::new((self.bits & 3) as u8)
    }
    ///Bits 2:3 - Master State.
    #[inline(always)]
    pub fn ms(&self) -> MS_R {
        MS_R::new(((self.bits >> 2) & 3) as u8)
    }
    ///Bits 4:5 - Synchronization State
    #[inline(always)]
    pub fn sys(&self) -> SYS_R {
        SYS_R::new(((self.bits >> 4) & 3) as u8)
    }
    ///Bit 6 - Quality of Global Time Phase
    #[inline(always)]
    pub fn qgtp(&self) -> QGTP_R {
        QGTP_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Quality of Clock Speed
    #[inline(always)]
    pub fn qcs(&self) -> QCS_R {
        QCS_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bits 8:15 - Reference Trigger Offset
    #[inline(always)]
    pub fn rto(&self) -> RTO_R {
        RTO_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    ///Bit 22 - Wait for Global Time Discontinuity
    #[inline(always)]
    pub fn wgtd(&self) -> WGTD_R {
        WGTD_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Gap Finished Indicator.
    #[inline(always)]
    pub fn gfi(&self) -> GFI_R {
        GFI_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bits 24:26 - Time Master Priority
    #[inline(always)]
    pub fn tmp(&self) -> TMP_R {
        TMP_R::new(((self.bits >> 24) & 7) as u8)
    }
    ///Bit 27 - Gap Started Indicator.
    #[inline(always)]
    pub fn gsi(&self) -> GSI_R {
        GSI_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - Wait for Event
    #[inline(always)]
    pub fn wfe(&self) -> WFE_R {
        WFE_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - Application Watchdog Event
    #[inline(always)]
    pub fn awe(&self) -> AWE_R {
        AWE_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Wait for External Clock Synchronization
    #[inline(always)]
    pub fn wecs(&self) -> WECS_R {
        WECS_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Schedule Phase Lock
    #[inline(always)]
    pub fn spl(&self) -> SPL_R {
        SPL_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TTOST")
            .field("el", &self.el())
            .field("ms", &self.ms())
            .field("sys", &self.sys())
            .field("qgtp", &self.qgtp())
            .field("qcs", &self.qcs())
            .field("rto", &self.rto())
            .field("wgtd", &self.wgtd())
            .field("gfi", &self.gfi())
            .field("tmp", &self.tmp())
            .field("gsi", &self.gsi())
            .field("wfe", &self.wfe())
            .field("awe", &self.awe())
            .field("wecs", &self.wecs())
            .field("spl", &self.spl())
            .finish()
    }
}
impl W {
    ///Bits 0:1 - Error Level
    #[inline(always)]
    pub fn el(&mut self) -> EL_W<TTOSTrs> {
        EL_W::new(self, 0)
    }
    ///Bits 2:3 - Master State.
    #[inline(always)]
    pub fn ms(&mut self) -> MS_W<TTOSTrs> {
        MS_W::new(self, 2)
    }
    ///Bits 4:5 - Synchronization State
    #[inline(always)]
    pub fn sys(&mut self) -> SYS_W<TTOSTrs> {
        SYS_W::new(self, 4)
    }
    ///Bit 6 - Quality of Global Time Phase
    #[inline(always)]
    pub fn qgtp(&mut self) -> QGTP_W<TTOSTrs> {
        QGTP_W::new(self, 6)
    }
    ///Bit 7 - Quality of Clock Speed
    #[inline(always)]
    pub fn qcs(&mut self) -> QCS_W<TTOSTrs> {
        QCS_W::new(self, 7)
    }
    ///Bits 8:15 - Reference Trigger Offset
    #[inline(always)]
    pub fn rto(&mut self) -> RTO_W<TTOSTrs> {
        RTO_W::new(self, 8)
    }
    ///Bit 22 - Wait for Global Time Discontinuity
    #[inline(always)]
    pub fn wgtd(&mut self) -> WGTD_W<TTOSTrs> {
        WGTD_W::new(self, 22)
    }
    ///Bit 23 - Gap Finished Indicator.
    #[inline(always)]
    pub fn gfi(&mut self) -> GFI_W<TTOSTrs> {
        GFI_W::new(self, 23)
    }
    ///Bits 24:26 - Time Master Priority
    #[inline(always)]
    pub fn tmp(&mut self) -> TMP_W<TTOSTrs> {
        TMP_W::new(self, 24)
    }
    ///Bit 27 - Gap Started Indicator.
    #[inline(always)]
    pub fn gsi(&mut self) -> GSI_W<TTOSTrs> {
        GSI_W::new(self, 27)
    }
    ///Bit 28 - Wait for Event
    #[inline(always)]
    pub fn wfe(&mut self) -> WFE_W<TTOSTrs> {
        WFE_W::new(self, 28)
    }
    ///Bit 29 - Application Watchdog Event
    #[inline(always)]
    pub fn awe(&mut self) -> AWE_W<TTOSTrs> {
        AWE_W::new(self, 29)
    }
    ///Bit 30 - Wait for External Clock Synchronization
    #[inline(always)]
    pub fn wecs(&mut self) -> WECS_W<TTOSTrs> {
        WECS_W::new(self, 30)
    }
    ///Bit 31 - Schedule Phase Lock
    #[inline(always)]
    pub fn spl(&mut self) -> SPL_W<TTOSTrs> {
        SPL_W::new(self, 31)
    }
}
/**FDCAN TT Operation Status Register

You can [`read`](crate::Reg::read) this register and get [`ttost::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ttost::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct TTOSTrs;
impl crate::RegisterSpec for TTOSTrs {
    type Ux = u32;
}
///`read()` method returns [`ttost::R`](R) reader structure
impl crate::Readable for TTOSTrs {}
///`write(|w| ..)` method takes [`ttost::W`](W) writer structure
impl crate::Writable for TTOSTrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TTOST to value 0
impl crate::Resettable for TTOSTrs {}