stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89

///Register `WPCR2` reader
pub type R = crate::R<WPCR2rs>;
///Register `WPCR2` writer
pub type W = crate::W<WPCR2rs>;
///Field `TCLKPREP` reader - tCLK-PREPARE
pub type TCLKPREP_R = crate::FieldReader;
///Field `TCLKPREP` writer - tCLK-PREPARE
pub type TCLKPREP_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `TCLKZERO` reader - tCLK-ZERO
pub type TCLKZERO_R = crate::FieldReader;
///Field `TCLKZERO` writer - tCLK-ZERO
pub type TCLKZERO_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `THSPREP` reader - tHS-PREPARE
pub type THSPREP_R = crate::FieldReader;
///Field `THSPREP` writer - tHS-PREPARE
pub type THSPREP_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `THSTRAIL` reader - tHSTRAIL
pub type THSTRAIL_R = crate::FieldReader;
///Field `THSTRAIL` writer - tHSTRAIL
pub type THSTRAIL_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    ///Bits 0:7 - tCLK-PREPARE
    #[inline(always)]
    pub fn tclkprep(&self) -> TCLKPREP_R {
        TCLKPREP_R::new((self.bits & 0xff) as u8)
    }
    ///Bits 8:15 - tCLK-ZERO
    #[inline(always)]
    pub fn tclkzero(&self) -> TCLKZERO_R {
        TCLKZERO_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    ///Bits 16:23 - tHS-PREPARE
    #[inline(always)]
    pub fn thsprep(&self) -> THSPREP_R {
        THSPREP_R::new(((self.bits >> 16) & 0xff) as u8)
    }
    ///Bits 24:31 - tHSTRAIL
    #[inline(always)]
    pub fn thstrail(&self) -> THSTRAIL_R {
        THSTRAIL_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WPCR2")
            .field("tclkprep", &self.tclkprep())
            .field("tclkzero", &self.tclkzero())
            .field("thsprep", &self.thsprep())
            .field("thstrail", &self.thstrail())
            .finish()
    }
}
impl W {
    ///Bits 0:7 - tCLK-PREPARE
    #[inline(always)]
    pub fn tclkprep(&mut self) -> TCLKPREP_W<WPCR2rs> {
        TCLKPREP_W::new(self, 0)
    }
    ///Bits 8:15 - tCLK-ZERO
    #[inline(always)]
    pub fn tclkzero(&mut self) -> TCLKZERO_W<WPCR2rs> {
        TCLKZERO_W::new(self, 8)
    }
    ///Bits 16:23 - tHS-PREPARE
    #[inline(always)]
    pub fn thsprep(&mut self) -> THSPREP_W<WPCR2rs> {
        THSPREP_W::new(self, 16)
    }
    ///Bits 24:31 - tHSTRAIL
    #[inline(always)]
    pub fn thstrail(&mut self) -> THSTRAIL_W<WPCR2rs> {
        THSTRAIL_W::new(self, 24)
    }
}
/**DSI wrapper PHY configuration register 2

You can [`read`](crate::Reg::read) this register and get [`wpcr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`wpcr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct WPCR2rs;
impl crate::RegisterSpec for WPCR2rs {
    type Ux = u32;
}
///`read()` method returns [`wpcr2::R`](R) reader structure
impl crate::Readable for WPCR2rs {}
///`write(|w| ..)` method takes [`wpcr2::W`](W) writer structure
impl crate::Writable for WPCR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets WPCR2 to value 0
impl crate::Resettable for WPCR2rs {}