1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
///Register `INI5_READ_QOS` reader
pub type R = crate::R<INI5_READ_QOSrs>;
///Register `INI5_READ_QOS` writer
pub type W = crate::W<INI5_READ_QOSrs>;
///Field `AR_QOS` reader - Read channel QoS setting
pub type AR_QOS_R = crate::FieldReader;
///Field `AR_QOS` writer - Read channel QoS setting
pub type AR_QOS_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
///Bits 0:3 - Read channel QoS setting
#[inline(always)]
pub fn ar_qos(&self) -> AR_QOS_R {
AR_QOS_R::new((self.bits & 0x0f) as u8)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("INI5_READ_QOS").field("ar_qos", &self.ar_qos()).finish()
}
}
impl W {
///Bits 0:3 - Read channel QoS setting
#[inline(always)]
pub fn ar_qos(&mut self) -> AR_QOS_W<INI5_READ_QOSrs> {
AR_QOS_W::new(self, 0)
}
}
/**AXI interconnect - INI x read QoS register
You can [`read`](crate::Reg::read) this register and get [`ini5_read_qos::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ini5_read_qos::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct INI5_READ_QOSrs;
impl crate::RegisterSpec for INI5_READ_QOSrs {
type Ux = u32;
}
///`read()` method returns [`ini5_read_qos::R`](R) reader structure
impl crate::Readable for INI5_READ_QOSrs {}
///`write(|w| ..)` method takes [`ini5_read_qos::W`](W) writer structure
impl crate::Writable for INI5_READ_QOSrs {
type Safety = crate::Unsafe;
}
///`reset()` method sets INI5_READ_QOS to value 0x04
impl crate::Resettable for INI5_READ_QOSrs {
const RESET_VALUE: u32 = 0x04;
}