stm32h7 0.5.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    _reserved0: [u8; 3072usize],
    #[doc = "0xc00 - Operating mode Register"]
    pub mtlomr: MTLOMR,
    _reserved1: [u8; 28usize],
    #[doc = "0xc20 - Interrupt status Register"]
    pub mtlisr: MTLISR,
    _reserved2: [u8; 220usize],
    #[doc = "0xd00 - Tx queue operating mode Register"]
    pub mtltxqomr: MTLTXQOMR,
    #[doc = "0xd04 - Tx queue underflow register"]
    pub mtltxqur: MTLTXQUR,
    #[doc = "0xd08 - Tx queue debug Register"]
    pub mtltxqdr: MTLTXQDR,
    _reserved3: [u8; 32usize],
    #[doc = "0xd2c - Queue interrupt control status Register"]
    pub mtlqicsr: MTLQICSR,
    #[doc = "0xd30 - Rx queue operating mode register"]
    pub mtlrxqomr: MTLRXQOMR,
    #[doc = "0xd34 - Rx queue missed packet and overflow counter register"]
    pub mtlrxqmpocr: MTLRXQMPOCR,
    #[doc = "0xd38 - Rx queue debug register"]
    pub mtlrxqdr: MTLRXQDR,
}
#[doc = "Operating mode Register"]
pub struct MTLOMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Operating mode Register"]
pub mod mtlomr;
#[doc = "Interrupt status Register"]
pub struct MTLISR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Interrupt status Register"]
pub mod mtlisr;
#[doc = "Tx queue operating mode Register"]
pub struct MTLTXQOMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Tx queue operating mode Register"]
pub mod mtltxqomr;
#[doc = "Tx queue underflow register"]
pub struct MTLTXQUR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Tx queue underflow register"]
pub mod mtltxqur;
#[doc = "Tx queue debug Register"]
pub struct MTLTXQDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Tx queue debug Register"]
pub mod mtltxqdr;
#[doc = "Queue interrupt control status Register"]
pub struct MTLQICSR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Queue interrupt control status Register"]
pub mod mtlqicsr;
#[doc = "Rx queue operating mode register"]
pub struct MTLRXQOMR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Rx queue operating mode register"]
pub mod mtlrxqomr;
#[doc = "Rx queue missed packet and overflow counter register"]
pub struct MTLRXQMPOCR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Rx queue missed packet and overflow counter register"]
pub mod mtlrxqmpocr;
#[doc = "Rx queue debug register"]
pub struct MTLRXQDR {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Rx queue debug register"]
pub mod mtlrxqdr;