stm32h7 0.15.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

#[doc = "Register `SQR1` reader"]
pub struct R(crate::R<SQR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SQR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SQR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SQR1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SQR1` writer"]
pub struct W(crate::W<SQR1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SQR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SQR1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SQR1_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SQ4` reader - ADC group regular sequencer rank 4"]
pub type SQ4_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SQ4` writer - ADC group regular sequencer rank 4"]
pub type SQ4_W<'a> = crate::FieldWriter<'a, u32, SQR1_SPEC, u8, u8, 5, 24>;
#[doc = "Field `SQ3` reader - ADC group regular sequencer rank 3"]
pub type SQ3_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SQ3` writer - ADC group regular sequencer rank 3"]
pub type SQ3_W<'a> = crate::FieldWriter<'a, u32, SQR1_SPEC, u8, u8, 5, 18>;
#[doc = "Field `SQ2` reader - ADC group regular sequencer rank 2"]
pub type SQ2_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SQ2` writer - ADC group regular sequencer rank 2"]
pub type SQ2_W<'a> = crate::FieldWriter<'a, u32, SQR1_SPEC, u8, u8, 5, 12>;
#[doc = "Field `SQ1` reader - ADC group regular sequencer rank 1"]
pub type SQ1_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SQ1` writer - ADC group regular sequencer rank 1"]
pub type SQ1_W<'a> = crate::FieldWriter<'a, u32, SQR1_SPEC, u8, u8, 5, 6>;
#[doc = "Field `L` reader - L3"]
pub type L_R = crate::FieldReader<u8, u8>;
#[doc = "Field `L` writer - L3"]
pub type L_W<'a> = crate::FieldWriterSafe<'a, u32, SQR1_SPEC, u8, u8, 4, 0>;
impl R {
    #[doc = "Bits 24:28 - ADC group regular sequencer rank 4"]
    #[inline(always)]
    pub fn sq4(&self) -> SQ4_R {
        SQ4_R::new(((self.bits >> 24) & 0x1f) as u8)
    }
    #[doc = "Bits 18:22 - ADC group regular sequencer rank 3"]
    #[inline(always)]
    pub fn sq3(&self) -> SQ3_R {
        SQ3_R::new(((self.bits >> 18) & 0x1f) as u8)
    }
    #[doc = "Bits 12:16 - ADC group regular sequencer rank 2"]
    #[inline(always)]
    pub fn sq2(&self) -> SQ2_R {
        SQ2_R::new(((self.bits >> 12) & 0x1f) as u8)
    }
    #[doc = "Bits 6:10 - ADC group regular sequencer rank 1"]
    #[inline(always)]
    pub fn sq1(&self) -> SQ1_R {
        SQ1_R::new(((self.bits >> 6) & 0x1f) as u8)
    }
    #[doc = "Bits 0:3 - L3"]
    #[inline(always)]
    pub fn l(&self) -> L_R {
        L_R::new((self.bits & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 24:28 - ADC group regular sequencer rank 4"]
    #[inline(always)]
    pub fn sq4(&mut self) -> SQ4_W {
        SQ4_W::new(self)
    }
    #[doc = "Bits 18:22 - ADC group regular sequencer rank 3"]
    #[inline(always)]
    pub fn sq3(&mut self) -> SQ3_W {
        SQ3_W::new(self)
    }
    #[doc = "Bits 12:16 - ADC group regular sequencer rank 2"]
    #[inline(always)]
    pub fn sq2(&mut self) -> SQ2_W {
        SQ2_W::new(self)
    }
    #[doc = "Bits 6:10 - ADC group regular sequencer rank 1"]
    #[inline(always)]
    pub fn sq1(&mut self) -> SQ1_W {
        SQ1_W::new(self)
    }
    #[doc = "Bits 0:3 - L3"]
    #[inline(always)]
    pub fn l(&mut self) -> L_W {
        L_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "ADC group regular sequencer ranks register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sqr1](index.html) module"]
pub struct SQR1_SPEC;
impl crate::RegisterSpec for SQR1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sqr1::R](R) reader structure"]
impl crate::Readable for SQR1_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sqr1::W](W) writer structure"]
impl crate::Writable for SQR1_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets SQR1 to value 0"]
impl crate::Resettable for SQR1_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}