stm32h5 0.16.0

Device support crates for STM32H5 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

///Register `COUNT1R` reader
pub type R = crate::R<COUNT1Rrs>;
///Field `COUNT` reader - This register is read-only only and is incremented by one when a write access is done to this register. This register cannot roll-over and is frozen when reaching the maximum value.
pub type COUNT_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:31 - This register is read-only only and is incremented by one when a write access is done to this register. This register cannot roll-over and is frozen when reaching the maximum value.
    #[inline(always)]
    pub fn count(&self) -> COUNT_R {
        COUNT_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("COUNT1R")
            .field("count", &self.count())
            .finish()
    }
}
/**TAMP monotonic counter 1 register

You can [`read`](crate::Reg::read) this register and get [`count1r::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H503.html#TAMP:COUNT1R)*/
pub struct COUNT1Rrs;
impl crate::RegisterSpec for COUNT1Rrs {
    type Ux = u32;
}
///`read()` method returns [`count1r::R`](R) reader structure
impl crate::Readable for COUNT1Rrs {}
///`reset()` method sets COUNT1R to value 0
impl crate::Resettable for COUNT1Rrs {}