stm32g4 0.16.0

Device support crates for STM32G4 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

///Register `WRP1AR` reader
pub type R = crate::R<WRP1ARrs>;
///Register `WRP1AR` writer
pub type W = crate::W<WRP1ARrs>;
///Field `WRP1A_STRT` reader - Bank 1 WRP first area start offset
pub type WRP1A_STRT_R = crate::FieldReader;
///Field `WRP1A_STRT` writer - Bank 1 WRP first area start offset
pub type WRP1A_STRT_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
///Field `WRP1A_END` reader - Bank 1 WRP first area A end offset
pub type WRP1A_END_R = crate::FieldReader;
///Field `WRP1A_END` writer - Bank 1 WRP first area A end offset
pub type WRP1A_END_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
impl R {
    ///Bits 0:6 - Bank 1 WRP first area start offset
    #[inline(always)]
    pub fn wrp1a_strt(&self) -> WRP1A_STRT_R {
        WRP1A_STRT_R::new((self.bits & 0x7f) as u8)
    }
    ///Bits 16:22 - Bank 1 WRP first area A end offset
    #[inline(always)]
    pub fn wrp1a_end(&self) -> WRP1A_END_R {
        WRP1A_END_R::new(((self.bits >> 16) & 0x7f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WRP1AR")
            .field("wrp1a_strt", &self.wrp1a_strt())
            .field("wrp1a_end", &self.wrp1a_end())
            .finish()
    }
}
impl W {
    ///Bits 0:6 - Bank 1 WRP first area start offset
    #[inline(always)]
    pub fn wrp1a_strt(&mut self) -> WRP1A_STRT_W<WRP1ARrs> {
        WRP1A_STRT_W::new(self, 0)
    }
    ///Bits 16:22 - Bank 1 WRP first area A end offset
    #[inline(always)]
    pub fn wrp1a_end(&mut self) -> WRP1A_END_W<WRP1ARrs> {
        WRP1A_END_W::new(self, 16)
    }
}
/**Flash Bank 1 WRP area A address register

You can [`read`](crate::Reg::read) this register and get [`wrp1ar::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`wrp1ar::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32G473.html#FLASH:WRP1AR)*/
pub struct WRP1ARrs;
impl crate::RegisterSpec for WRP1ARrs {
    type Ux = u32;
}
///`read()` method returns [`wrp1ar::R`](R) reader structure
impl crate::Readable for WRP1ARrs {}
///`write(|w| ..)` method takes [`wrp1ar::W`](W) writer structure
impl crate::Writable for WRP1ARrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets WRP1AR to value 0
impl crate::Resettable for WRP1ARrs {}