stm32g4 0.16.0

Device support crates for STM32G4 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

///Register `TX_ORDSETR` reader
pub type R = crate::R<TX_ORDSETRrs>;
///Register `TX_ORDSETR` writer
pub type W = crate::W<TX_ORDSETRrs>;
///Field `TXORDSET` reader - TXORDSET
pub type TXORDSET_R = crate::FieldReader<u32>;
///Field `TXORDSET` writer - TXORDSET
pub type TXORDSET_W<'a, REG> = crate::FieldWriter<'a, REG, 20, u32, crate::Safe>;
impl R {
    ///Bits 0:19 - TXORDSET
    #[inline(always)]
    pub fn txordset(&self) -> TXORDSET_R {
        TXORDSET_R::new(self.bits & 0x000f_ffff)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TX_ORDSETR")
            .field("txordset", &self.txordset())
            .finish()
    }
}
impl W {
    ///Bits 0:19 - TXORDSET
    #[inline(always)]
    pub fn txordset(&mut self) -> TXORDSET_W<TX_ORDSETRrs> {
        TXORDSET_W::new(self, 0)
    }
}
/**UCPD Tx Ordered Set Type Register

You can [`read`](crate::Reg::read) this register and get [`tx_ordsetr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tx_ordsetr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32G441.html#UCPD1:TX_ORDSETR)*/
pub struct TX_ORDSETRrs;
impl crate::RegisterSpec for TX_ORDSETRrs {
    type Ux = u32;
}
///`read()` method returns [`tx_ordsetr::R`](R) reader structure
impl crate::Readable for TX_ORDSETRrs {}
///`write(|w| ..)` method takes [`tx_ordsetr::W`](W) writer structure
impl crate::Writable for TX_ORDSETRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TX_ORDSETR to value 0
impl crate::Resettable for TX_ORDSETRrs {}