stm32g0 0.16.0

Device support crates for STM32G0 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

///Register `TISEL` reader
pub type R = crate::R<TISELrs>;
///Register `TISEL` writer
pub type W = crate::W<TISELrs>;
///Field `TI1SEL` reader - TI1\[0\] to TI1\[15\] input selection These bits select the TI1\[0\] to TI1\[15\] input source. Others: Reserved
pub type TI1SEL_R = crate::FieldReader;
///Field `TI1SEL` writer - TI1\[0\] to TI1\[15\] input selection These bits select the TI1\[0\] to TI1\[15\] input source. Others: Reserved
pub type TI1SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `TI2SEL` reader - TI2\[0\] to TI2\[15\] input selection These bits select the TI2\[0\] to TI2\[15\] input source. Others: Reserved
pub type TI2SEL_R = crate::FieldReader;
///Field `TI2SEL` writer - TI2\[0\] to TI2\[15\] input selection These bits select the TI2\[0\] to TI2\[15\] input source. Others: Reserved
pub type TI2SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    ///Bits 0:3 - TI1\[0\] to TI1\[15\] input selection These bits select the TI1\[0\] to TI1\[15\] input source. Others: Reserved
    #[inline(always)]
    pub fn ti1sel(&self) -> TI1SEL_R {
        TI1SEL_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 8:11 - TI2\[0\] to TI2\[15\] input selection These bits select the TI2\[0\] to TI2\[15\] input source. Others: Reserved
    #[inline(always)]
    pub fn ti2sel(&self) -> TI2SEL_R {
        TI2SEL_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TISEL")
            .field("ti1sel", &self.ti1sel())
            .field("ti2sel", &self.ti2sel())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - TI1\[0\] to TI1\[15\] input selection These bits select the TI1\[0\] to TI1\[15\] input source. Others: Reserved
    #[inline(always)]
    pub fn ti1sel(&mut self) -> TI1SEL_W<TISELrs> {
        TI1SEL_W::new(self, 0)
    }
    ///Bits 8:11 - TI2\[0\] to TI2\[15\] input selection These bits select the TI2\[0\] to TI2\[15\] input source. Others: Reserved
    #[inline(always)]
    pub fn ti2sel(&mut self) -> TI2SEL_W<TISELrs> {
        TI2SEL_W::new(self, 8)
    }
}
/**TIM alternate function option register 1

You can [`read`](crate::Reg::read) this register and get [`tisel::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tisel::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32G061.html#TIM3:TISEL)*/
pub struct TISELrs;
impl crate::RegisterSpec for TISELrs {
    type Ux = u32;
}
///`read()` method returns [`tisel::R`](R) reader structure
impl crate::Readable for TISELrs {}
///`write(|w| ..)` method takes [`tisel::W`](W) writer structure
impl crate::Writable for TISELrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TISEL to value 0
impl crate::Resettable for TISELrs {}