stm32g0 0.16.0

Device support crates for STM32G0 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

///Register `TXDR` reader
pub type R = crate::R<TXDRrs>;
///Register `TXDR` writer
pub type W = crate::W<TXDRrs>;
///Field `TXDATA` reader - 8-bit transmit data
pub type TXDATA_R = crate::FieldReader;
///Field `TXDATA` writer - 8-bit transmit data
pub type TXDATA_W<'a, REG> = crate::FieldWriter<'a, REG, 8, u8, crate::Safe>;
impl R {
    ///Bits 0:7 - 8-bit transmit data
    #[inline(always)]
    pub fn txdata(&self) -> TXDATA_R {
        TXDATA_R::new((self.bits & 0xff) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TXDR")
            .field("txdata", &self.txdata())
            .finish()
    }
}
impl W {
    ///Bits 0:7 - 8-bit transmit data
    #[inline(always)]
    pub fn txdata(&mut self) -> TXDATA_W<TXDRrs> {
        TXDATA_W::new(self, 0)
    }
}
/**Transmit data register

You can [`read`](crate::Reg::read) this register and get [`txdr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`txdr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32G030.html#I2C1:TXDR)*/
pub struct TXDRrs;
impl crate::RegisterSpec for TXDRrs {
    type Ux = u32;
}
///`read()` method returns [`txdr::R`](R) reader structure
impl crate::Readable for TXDRrs {}
///`write(|w| ..)` method takes [`txdr::W`](W) writer structure
impl crate::Writable for TXDRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TXDR to value 0
impl crate::Resettable for TXDRrs {}