#[doc = "Register `CCMR1_Output` reader"]
pub struct R(crate::R<CCMR1_OUTPUT_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<CCMR1_OUTPUT_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<CCMR1_OUTPUT_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<CCMR1_OUTPUT_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `CCMR1_Output` writer"]
pub struct W(crate::W<CCMR1_OUTPUT_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<CCMR1_OUTPUT_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<CCMR1_OUTPUT_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<CCMR1_OUTPUT_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Output Compare 1 mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum OC1M_A {
#[doc = "0: The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs"]
Frozen = 0,
#[doc = "1: Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register"]
ActiveOnMatch = 1,
#[doc = "2: Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register"]
InactiveOnMatch = 2,
#[doc = "3: OCyREF toggles when TIMx_CNT=TIMx_CCRy"]
Toggle = 3,
#[doc = "4: OCyREF is forced low"]
ForceInactive = 4,
#[doc = "5: OCyREF is forced high"]
ForceActive = 5,
#[doc = "6: In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active"]
PwmMode1 = 6,
#[doc = "7: Inversely to PwmMode1"]
PwmMode2 = 7,
}
impl From<OC1M_A> for u8 {
#[inline(always)]
fn from(variant: OC1M_A) -> Self {
variant as _
}
}
#[doc = "Field `OC1M` reader - Output Compare 1 mode"]
pub type OC1M_R = crate::FieldReader<u8, OC1M_A>;
impl OC1M_R {
#[doc = "Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> OC1M_A {
match self.bits {
0 => OC1M_A::Frozen,
1 => OC1M_A::ActiveOnMatch,
2 => OC1M_A::InactiveOnMatch,
3 => OC1M_A::Toggle,
4 => OC1M_A::ForceInactive,
5 => OC1M_A::ForceActive,
6 => OC1M_A::PwmMode1,
7 => OC1M_A::PwmMode2,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `Frozen`"]
#[inline(always)]
pub fn is_frozen(&self) -> bool {
*self == OC1M_A::Frozen
}
#[doc = "Checks if the value of the field is `ActiveOnMatch`"]
#[inline(always)]
pub fn is_active_on_match(&self) -> bool {
*self == OC1M_A::ActiveOnMatch
}
#[doc = "Checks if the value of the field is `InactiveOnMatch`"]
#[inline(always)]
pub fn is_inactive_on_match(&self) -> bool {
*self == OC1M_A::InactiveOnMatch
}
#[doc = "Checks if the value of the field is `Toggle`"]
#[inline(always)]
pub fn is_toggle(&self) -> bool {
*self == OC1M_A::Toggle
}
#[doc = "Checks if the value of the field is `ForceInactive`"]
#[inline(always)]
pub fn is_force_inactive(&self) -> bool {
*self == OC1M_A::ForceInactive
}
#[doc = "Checks if the value of the field is `ForceActive`"]
#[inline(always)]
pub fn is_force_active(&self) -> bool {
*self == OC1M_A::ForceActive
}
#[doc = "Checks if the value of the field is `PwmMode1`"]
#[inline(always)]
pub fn is_pwm_mode1(&self) -> bool {
*self == OC1M_A::PwmMode1
}
#[doc = "Checks if the value of the field is `PwmMode2`"]
#[inline(always)]
pub fn is_pwm_mode2(&self) -> bool {
*self == OC1M_A::PwmMode2
}
}
#[doc = "Field `OC1M` writer - Output Compare 1 mode"]
pub type OC1M_W<'a> = crate::FieldWriterSafe<'a, u32, CCMR1_OUTPUT_SPEC, u8, OC1M_A, 3, 4>;
impl<'a> OC1M_W<'a> {
#[doc = "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs"]
#[inline(always)]
pub fn frozen(self) -> &'a mut W {
self.variant(OC1M_A::Frozen)
}
#[doc = "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register"]
#[inline(always)]
pub fn active_on_match(self) -> &'a mut W {
self.variant(OC1M_A::ActiveOnMatch)
}
#[doc = "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register"]
#[inline(always)]
pub fn inactive_on_match(self) -> &'a mut W {
self.variant(OC1M_A::InactiveOnMatch)
}
#[doc = "OCyREF toggles when TIMx_CNT=TIMx_CCRy"]
#[inline(always)]
pub fn toggle(self) -> &'a mut W {
self.variant(OC1M_A::Toggle)
}
#[doc = "OCyREF is forced low"]
#[inline(always)]
pub fn force_inactive(self) -> &'a mut W {
self.variant(OC1M_A::ForceInactive)
}
#[doc = "OCyREF is forced high"]
#[inline(always)]
pub fn force_active(self) -> &'a mut W {
self.variant(OC1M_A::ForceActive)
}
#[doc = "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active"]
#[inline(always)]
pub fn pwm_mode1(self) -> &'a mut W {
self.variant(OC1M_A::PwmMode1)
}
#[doc = "Inversely to PwmMode1"]
#[inline(always)]
pub fn pwm_mode2(self) -> &'a mut W {
self.variant(OC1M_A::PwmMode2)
}
}
#[doc = "Field `OC1PE` reader - Output Compare 1 preload enable"]
pub type OC1PE_R = crate::BitReader<bool>;
#[doc = "Field `OC1PE` writer - Output Compare 1 preload enable"]
pub type OC1PE_W<'a> = crate::BitWriter<'a, u32, CCMR1_OUTPUT_SPEC, bool, 3>;
#[doc = "Field `OC1FE` reader - Output Compare 1 fast enable"]
pub type OC1FE_R = crate::BitReader<bool>;
#[doc = "Field `OC1FE` writer - Output Compare 1 fast enable"]
pub type OC1FE_W<'a> = crate::BitWriter<'a, u32, CCMR1_OUTPUT_SPEC, bool, 2>;
#[doc = "Field `CC1S` reader - Capture/Compare 1 selection"]
pub type CC1S_R = crate::FieldReader<u8, u8>;
#[doc = "Field `CC1S` writer - Capture/Compare 1 selection"]
pub type CC1S_W<'a> = crate::FieldWriter<'a, u32, CCMR1_OUTPUT_SPEC, u8, u8, 2, 0>;
#[doc = "Field `OC1M_3` reader - Output Compare 1 mode, bit 3"]
pub type OC1M_3_R = crate::BitReader<bool>;
#[doc = "Field `OC1M_3` writer - Output Compare 1 mode, bit 3"]
pub type OC1M_3_W<'a> = crate::BitWriter<'a, u32, CCMR1_OUTPUT_SPEC, bool, 16>;
impl R {
#[doc = "Bits 4:6 - Output Compare 1 mode"]
#[inline(always)]
pub fn oc1m(&self) -> OC1M_R {
OC1M_R::new(((self.bits >> 4) & 7) as u8)
}
#[doc = "Bit 3 - Output Compare 1 preload enable"]
#[inline(always)]
pub fn oc1pe(&self) -> OC1PE_R {
OC1PE_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 2 - Output Compare 1 fast enable"]
#[inline(always)]
pub fn oc1fe(&self) -> OC1FE_R {
OC1FE_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bits 0:1 - Capture/Compare 1 selection"]
#[inline(always)]
pub fn cc1s(&self) -> CC1S_R {
CC1S_R::new((self.bits & 3) as u8)
}
#[doc = "Bit 16 - Output Compare 1 mode, bit 3"]
#[inline(always)]
pub fn oc1m_3(&self) -> OC1M_3_R {
OC1M_3_R::new(((self.bits >> 16) & 1) != 0)
}
}
impl W {
#[doc = "Bits 4:6 - Output Compare 1 mode"]
#[inline(always)]
pub fn oc1m(&mut self) -> OC1M_W {
OC1M_W::new(self)
}
#[doc = "Bit 3 - Output Compare 1 preload enable"]
#[inline(always)]
pub fn oc1pe(&mut self) -> OC1PE_W {
OC1PE_W::new(self)
}
#[doc = "Bit 2 - Output Compare 1 fast enable"]
#[inline(always)]
pub fn oc1fe(&mut self) -> OC1FE_W {
OC1FE_W::new(self)
}
#[doc = "Bits 0:1 - Capture/Compare 1 selection"]
#[inline(always)]
pub fn cc1s(&mut self) -> CC1S_W {
CC1S_W::new(self)
}
#[doc = "Bit 16 - Output Compare 1 mode, bit 3"]
#[inline(always)]
pub fn oc1m_3(&mut self) -> OC1M_3_W {
OC1M_3_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "capture/compare mode register 1 (output mode)\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ccmr1_output](index.html) module"]
pub struct CCMR1_OUTPUT_SPEC;
impl crate::RegisterSpec for CCMR1_OUTPUT_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [ccmr1_output::R](R) reader structure"]
impl crate::Readable for CCMR1_OUTPUT_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ccmr1_output::W](W) writer structure"]
impl crate::Writable for CCMR1_OUTPUT_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets CCMR1_Output to value 0"]
impl crate::Resettable for CCMR1_OUTPUT_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}