stm32f4 0.12.0

Device support crates for STM32F4 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch0: CH,
    _reserved1: [u8; 12usize],
    #[doc = "0x20 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch1: CH,
    _reserved2: [u8; 12usize],
    #[doc = "0x40 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch2: CH,
    _reserved3: [u8; 12usize],
    #[doc = "0x60 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch3: CH,
    _reserved4: [u8; 12usize],
    #[doc = "0x80 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch4: CH,
    _reserved5: [u8; 12usize],
    #[doc = "0xa0 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch5: CH,
    _reserved6: [u8; 12usize],
    #[doc = "0xc0 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch6: CH,
    _reserved7: [u8; 12usize],
    #[doc = "0xe0 - DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
    pub ch7: CH,
    _reserved8: [u8; 12usize],
    #[doc = "0x100 - Cluster FLT%s, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR"]
    pub flt0: FLT,
    _reserved9: [u8; 68usize],
    #[doc = "0x180 - Cluster FLT%s, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR"]
    pub flt1: FLT,
    _reserved10: [u8; 68usize],
    #[doc = "0x200 - Cluster FLT%s, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR"]
    pub flt2: FLT,
    _reserved11: [u8; 68usize],
    #[doc = "0x280 - Cluster FLT%s, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR"]
    pub flt3: FLT,
}
#[doc = r"Register block"]
#[repr(C)]
pub struct CH {
    #[doc = "0x00 - channel configuration y register"]
    pub cfgr1: self::ch::CFGR1,
    #[doc = "0x04 - channel configuration y register"]
    pub cfgr2: self::ch::CFGR2,
    #[doc = "0x08 - analog watchdog and short-circuit detector register"]
    pub awscdr: self::ch::AWSCDR,
    #[doc = "0x0c - channel watchdog filter data register"]
    pub wdatr: self::ch::WDATR,
    #[doc = "0x10 - channel data input register"]
    pub datinr: self::ch::DATINR,
}
#[doc = r"Register block"]
#[doc = "DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers"]
pub mod ch;
#[doc = r"Register block"]
#[repr(C)]
pub struct FLT {
    #[doc = "0x00 - control register 1"]
    pub cr1: self::flt::CR1,
    #[doc = "0x04 - control register 2"]
    pub cr2: self::flt::CR2,
    #[doc = "0x08 - interrupt and status register"]
    pub isr: self::flt::ISR,
    #[doc = "0x0c - interrupt flag clear register"]
    pub icr: self::flt::ICR,
    #[doc = "0x10 - injected channel group selection register"]
    pub jchgr: self::flt::JCHGR,
    #[doc = "0x14 - filter control register"]
    pub fcr: self::flt::FCR,
    #[doc = "0x18 - data register for injected group"]
    pub jdatar: self::flt::JDATAR,
    #[doc = "0x1c - data register for the regular channel"]
    pub rdatar: self::flt::RDATAR,
    #[doc = "0x20 - analog watchdog high threshold register"]
    pub awhtr: self::flt::AWHTR,
    #[doc = "0x24 - analog watchdog low threshold register"]
    pub awltr: self::flt::AWLTR,
    #[doc = "0x28 - analog watchdog status register"]
    pub awsr: self::flt::AWSR,
    #[doc = "0x2c - analog watchdog clear flag register"]
    pub awcfr: self::flt::AWCFR,
    #[doc = "0x30 - Extremes detector maximum register"]
    pub exmax: self::flt::EXMAX,
    #[doc = "0x34 - Extremes detector minimum register"]
    pub exmin: self::flt::EXMIN,
    #[doc = "0x38 - conversion timer register"]
    pub cnvtimr: self::flt::CNVTIMR,
}
#[doc = r"Register block"]
#[doc = "Cluster FLT%s, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR"]
pub mod flt;