stm32f2 0.16.0

Device support crates for STM32F2 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295

///Register `GUSBCFG` reader
pub type R = crate::R<GUSBCFGrs>;
///Register `GUSBCFG` writer
pub type W = crate::W<GUSBCFGrs>;
///Field `TOCAL` reader - FS timeout calibration
pub type TOCAL_R = crate::FieldReader;
///Field `TOCAL` writer - FS timeout calibration
pub type TOCAL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `PHYSEL` writer - USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select
pub type PHYSEL_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SRPCAP` reader - SRP-capable
pub type SRPCAP_R = crate::BitReader;
///Field `SRPCAP` writer - SRP-capable
pub type SRPCAP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HNPCAP` reader - HNP-capable
pub type HNPCAP_R = crate::BitReader;
///Field `HNPCAP` writer - HNP-capable
pub type HNPCAP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TRDT` reader - USB turnaround time
pub type TRDT_R = crate::FieldReader;
///Field `TRDT` writer - USB turnaround time
pub type TRDT_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `PHYLPCS` reader - PHY Low-power clock select
pub type PHYLPCS_R = crate::BitReader;
///Field `PHYLPCS` writer - PHY Low-power clock select
pub type PHYLPCS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ULPIFSLS` reader - ULPI FS/LS select
pub type ULPIFSLS_R = crate::BitReader;
///Field `ULPIFSLS` writer - ULPI FS/LS select
pub type ULPIFSLS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ULPIAR` reader - ULPI Auto-resume
pub type ULPIAR_R = crate::BitReader;
///Field `ULPIAR` writer - ULPI Auto-resume
pub type ULPIAR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ULPICSM` reader - ULPI Clock SuspendM
pub type ULPICSM_R = crate::BitReader;
///Field `ULPICSM` writer - ULPI Clock SuspendM
pub type ULPICSM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ULPIEVBUSD` reader - ULPI External VBUS Drive
pub type ULPIEVBUSD_R = crate::BitReader;
///Field `ULPIEVBUSD` writer - ULPI External VBUS Drive
pub type ULPIEVBUSD_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ULPIEVBUSI` reader - ULPI external VBUS indicator
pub type ULPIEVBUSI_R = crate::BitReader;
///Field `ULPIEVBUSI` writer - ULPI external VBUS indicator
pub type ULPIEVBUSI_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TSDPS` reader - TermSel DLine pulsing selection
pub type TSDPS_R = crate::BitReader;
///Field `TSDPS` writer - TermSel DLine pulsing selection
pub type TSDPS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PCCI` reader - Indicator complement
pub type PCCI_R = crate::BitReader;
///Field `PCCI` writer - Indicator complement
pub type PCCI_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PTCI` reader - Indicator pass through
pub type PTCI_R = crate::BitReader;
///Field `PTCI` writer - Indicator pass through
pub type PTCI_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ULPIIPD` reader - ULPI interface protect disable
pub type ULPIIPD_R = crate::BitReader;
///Field `ULPIIPD` writer - ULPI interface protect disable
pub type ULPIIPD_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FHMOD` reader - Forced host mode
pub type FHMOD_R = crate::BitReader;
///Field `FHMOD` writer - Forced host mode
pub type FHMOD_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FDMOD` reader - Forced peripheral mode
pub type FDMOD_R = crate::BitReader;
///Field `FDMOD` writer - Forced peripheral mode
pub type FDMOD_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CTXPKT` reader - Corrupt Tx packet
pub type CTXPKT_R = crate::BitReader;
///Field `CTXPKT` writer - Corrupt Tx packet
pub type CTXPKT_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:2 - FS timeout calibration
    #[inline(always)]
    pub fn tocal(&self) -> TOCAL_R {
        TOCAL_R::new((self.bits & 7) as u8)
    }
    ///Bit 8 - SRP-capable
    #[inline(always)]
    pub fn srpcap(&self) -> SRPCAP_R {
        SRPCAP_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - HNP-capable
    #[inline(always)]
    pub fn hnpcap(&self) -> HNPCAP_R {
        HNPCAP_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bits 10:13 - USB turnaround time
    #[inline(always)]
    pub fn trdt(&self) -> TRDT_R {
        TRDT_R::new(((self.bits >> 10) & 0x0f) as u8)
    }
    ///Bit 15 - PHY Low-power clock select
    #[inline(always)]
    pub fn phylpcs(&self) -> PHYLPCS_R {
        PHYLPCS_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 17 - ULPI FS/LS select
    #[inline(always)]
    pub fn ulpifsls(&self) -> ULPIFSLS_R {
        ULPIFSLS_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - ULPI Auto-resume
    #[inline(always)]
    pub fn ulpiar(&self) -> ULPIAR_R {
        ULPIAR_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - ULPI Clock SuspendM
    #[inline(always)]
    pub fn ulpicsm(&self) -> ULPICSM_R {
        ULPICSM_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - ULPI External VBUS Drive
    #[inline(always)]
    pub fn ulpievbusd(&self) -> ULPIEVBUSD_R {
        ULPIEVBUSD_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - ULPI external VBUS indicator
    #[inline(always)]
    pub fn ulpievbusi(&self) -> ULPIEVBUSI_R {
        ULPIEVBUSI_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - TermSel DLine pulsing selection
    #[inline(always)]
    pub fn tsdps(&self) -> TSDPS_R {
        TSDPS_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Indicator complement
    #[inline(always)]
    pub fn pcci(&self) -> PCCI_R {
        PCCI_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - Indicator pass through
    #[inline(always)]
    pub fn ptci(&self) -> PTCI_R {
        PTCI_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - ULPI interface protect disable
    #[inline(always)]
    pub fn ulpiipd(&self) -> ULPIIPD_R {
        ULPIIPD_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 29 - Forced host mode
    #[inline(always)]
    pub fn fhmod(&self) -> FHMOD_R {
        FHMOD_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Forced peripheral mode
    #[inline(always)]
    pub fn fdmod(&self) -> FDMOD_R {
        FDMOD_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Corrupt Tx packet
    #[inline(always)]
    pub fn ctxpkt(&self) -> CTXPKT_R {
        CTXPKT_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GUSBCFG")
            .field("tocal", &self.tocal())
            .field("srpcap", &self.srpcap())
            .field("hnpcap", &self.hnpcap())
            .field("trdt", &self.trdt())
            .field("phylpcs", &self.phylpcs())
            .field("ulpifsls", &self.ulpifsls())
            .field("ulpiar", &self.ulpiar())
            .field("ulpicsm", &self.ulpicsm())
            .field("ulpievbusd", &self.ulpievbusd())
            .field("ulpievbusi", &self.ulpievbusi())
            .field("tsdps", &self.tsdps())
            .field("pcci", &self.pcci())
            .field("ptci", &self.ptci())
            .field("ulpiipd", &self.ulpiipd())
            .field("fhmod", &self.fhmod())
            .field("fdmod", &self.fdmod())
            .field("ctxpkt", &self.ctxpkt())
            .finish()
    }
}
impl W {
    ///Bits 0:2 - FS timeout calibration
    #[inline(always)]
    pub fn tocal(&mut self) -> TOCAL_W<GUSBCFGrs> {
        TOCAL_W::new(self, 0)
    }
    ///Bit 6 - USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select
    #[inline(always)]
    pub fn physel(&mut self) -> PHYSEL_W<GUSBCFGrs> {
        PHYSEL_W::new(self, 6)
    }
    ///Bit 8 - SRP-capable
    #[inline(always)]
    pub fn srpcap(&mut self) -> SRPCAP_W<GUSBCFGrs> {
        SRPCAP_W::new(self, 8)
    }
    ///Bit 9 - HNP-capable
    #[inline(always)]
    pub fn hnpcap(&mut self) -> HNPCAP_W<GUSBCFGrs> {
        HNPCAP_W::new(self, 9)
    }
    ///Bits 10:13 - USB turnaround time
    #[inline(always)]
    pub fn trdt(&mut self) -> TRDT_W<GUSBCFGrs> {
        TRDT_W::new(self, 10)
    }
    ///Bit 15 - PHY Low-power clock select
    #[inline(always)]
    pub fn phylpcs(&mut self) -> PHYLPCS_W<GUSBCFGrs> {
        PHYLPCS_W::new(self, 15)
    }
    ///Bit 17 - ULPI FS/LS select
    #[inline(always)]
    pub fn ulpifsls(&mut self) -> ULPIFSLS_W<GUSBCFGrs> {
        ULPIFSLS_W::new(self, 17)
    }
    ///Bit 18 - ULPI Auto-resume
    #[inline(always)]
    pub fn ulpiar(&mut self) -> ULPIAR_W<GUSBCFGrs> {
        ULPIAR_W::new(self, 18)
    }
    ///Bit 19 - ULPI Clock SuspendM
    #[inline(always)]
    pub fn ulpicsm(&mut self) -> ULPICSM_W<GUSBCFGrs> {
        ULPICSM_W::new(self, 19)
    }
    ///Bit 20 - ULPI External VBUS Drive
    #[inline(always)]
    pub fn ulpievbusd(&mut self) -> ULPIEVBUSD_W<GUSBCFGrs> {
        ULPIEVBUSD_W::new(self, 20)
    }
    ///Bit 21 - ULPI external VBUS indicator
    #[inline(always)]
    pub fn ulpievbusi(&mut self) -> ULPIEVBUSI_W<GUSBCFGrs> {
        ULPIEVBUSI_W::new(self, 21)
    }
    ///Bit 22 - TermSel DLine pulsing selection
    #[inline(always)]
    pub fn tsdps(&mut self) -> TSDPS_W<GUSBCFGrs> {
        TSDPS_W::new(self, 22)
    }
    ///Bit 23 - Indicator complement
    #[inline(always)]
    pub fn pcci(&mut self) -> PCCI_W<GUSBCFGrs> {
        PCCI_W::new(self, 23)
    }
    ///Bit 24 - Indicator pass through
    #[inline(always)]
    pub fn ptci(&mut self) -> PTCI_W<GUSBCFGrs> {
        PTCI_W::new(self, 24)
    }
    ///Bit 25 - ULPI interface protect disable
    #[inline(always)]
    pub fn ulpiipd(&mut self) -> ULPIIPD_W<GUSBCFGrs> {
        ULPIIPD_W::new(self, 25)
    }
    ///Bit 29 - Forced host mode
    #[inline(always)]
    pub fn fhmod(&mut self) -> FHMOD_W<GUSBCFGrs> {
        FHMOD_W::new(self, 29)
    }
    ///Bit 30 - Forced peripheral mode
    #[inline(always)]
    pub fn fdmod(&mut self) -> FDMOD_W<GUSBCFGrs> {
        FDMOD_W::new(self, 30)
    }
    ///Bit 31 - Corrupt Tx packet
    #[inline(always)]
    pub fn ctxpkt(&mut self) -> CTXPKT_W<GUSBCFGrs> {
        CTXPKT_W::new(self, 31)
    }
}
/**OTG_HS USB configuration register

You can [`read`](crate::Reg::read) this register and get [`gusbcfg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`gusbcfg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F217.html#OTG_HS_GLOBAL:GUSBCFG)*/
pub struct GUSBCFGrs;
impl crate::RegisterSpec for GUSBCFGrs {
    type Ux = u32;
}
///`read()` method returns [`gusbcfg::R`](R) reader structure
impl crate::Readable for GUSBCFGrs {}
///`write(|w| ..)` method takes [`gusbcfg::W`](W) writer structure
impl crate::Writable for GUSBCFGrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets GUSBCFG to value 0x0a00
impl crate::Resettable for GUSBCFGrs {
    const RESET_VALUE: u32 = 0x0a00;
}