stm32f2 0.16.0

Device support crates for STM32F2 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

///Register `MACIMR` reader
pub type R = crate::R<MACIMRrs>;
///Register `MACIMR` writer
pub type W = crate::W<MACIMRrs>;
///Field `PMTIM` reader - PMT interrupt mask
pub type PMTIM_R = crate::BitReader;
///Field `PMTIM` writer - PMT interrupt mask
pub type PMTIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TSTIM` reader - Time stamp trigger interrupt mask
pub type TSTIM_R = crate::BitReader;
///Field `TSTIM` writer - Time stamp trigger interrupt mask
pub type TSTIM_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 3 - PMT interrupt mask
    #[inline(always)]
    pub fn pmtim(&self) -> PMTIM_R {
        PMTIM_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 9 - Time stamp trigger interrupt mask
    #[inline(always)]
    pub fn tstim(&self) -> TSTIM_R {
        TSTIM_R::new(((self.bits >> 9) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MACIMR")
            .field("pmtim", &self.pmtim())
            .field("tstim", &self.tstim())
            .finish()
    }
}
impl W {
    ///Bit 3 - PMT interrupt mask
    #[inline(always)]
    pub fn pmtim(&mut self) -> PMTIM_W<MACIMRrs> {
        PMTIM_W::new(self, 3)
    }
    ///Bit 9 - Time stamp trigger interrupt mask
    #[inline(always)]
    pub fn tstim(&mut self) -> TSTIM_W<MACIMRrs> {
        TSTIM_W::new(self, 9)
    }
}
/**Ethernet MAC interrupt mask register

You can [`read`](crate::Reg::read) this register and get [`macimr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`macimr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F217.html#Ethernet_MAC:MACIMR)*/
pub struct MACIMRrs;
impl crate::RegisterSpec for MACIMRrs {
    type Ux = u32;
}
///`read()` method returns [`macimr::R`](R) reader structure
impl crate::Readable for MACIMRrs {}
///`write(|w| ..)` method takes [`macimr::W`](W) writer structure
impl crate::Writable for MACIMRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets MACIMR to value 0
impl crate::Resettable for MACIMRrs {}