stm32f2 0.16.0

Device support crates for STM32F2 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179

///Register `CHAR` reader
pub type R = crate::R<CHARrs>;
///Register `CHAR` writer
pub type W = crate::W<CHARrs>;
///Field `MPSIZ` reader - Maximum packet size
pub type MPSIZ_R = crate::FieldReader<u16>;
///Field `MPSIZ` writer - Maximum packet size
pub type MPSIZ_W<'a, REG> = crate::FieldWriter<'a, REG, 11, u16>;
///Field `EPNUM` reader - Endpoint number
pub type EPNUM_R = crate::FieldReader;
///Field `EPNUM` writer - Endpoint number
pub type EPNUM_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `EPDIR` reader - Endpoint direction
pub type EPDIR_R = crate::BitReader;
///Field `EPDIR` writer - Endpoint direction
pub type EPDIR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LSDEV` reader - Low-speed device
pub type LSDEV_R = crate::BitReader;
///Field `LSDEV` writer - Low-speed device
pub type LSDEV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EPTYP` reader - Endpoint type
pub type EPTYP_R = crate::FieldReader;
///Field `EPTYP` writer - Endpoint type
pub type EPTYP_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `MC` reader - Multi Count (MC) / Error Count (EC)
pub type MC_R = crate::FieldReader;
///Field `MC` writer - Multi Count (MC) / Error Count (EC)
pub type MC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `DAD` reader - Device address
pub type DAD_R = crate::FieldReader;
///Field `DAD` writer - Device address
pub type DAD_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
///Field `ODDFRM` reader - Odd frame
pub type ODDFRM_R = crate::BitReader;
///Field `ODDFRM` writer - Odd frame
pub type ODDFRM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CHDIS` reader - Channel disable
pub type CHDIS_R = crate::BitReader;
///Field `CHDIS` writer - Channel disable
pub type CHDIS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CHENA` reader - Channel enable
pub type CHENA_R = crate::BitReader;
///Field `CHENA` writer - Channel enable
pub type CHENA_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:10 - Maximum packet size
    #[inline(always)]
    pub fn mpsiz(&self) -> MPSIZ_R {
        MPSIZ_R::new((self.bits & 0x07ff) as u16)
    }
    ///Bits 11:14 - Endpoint number
    #[inline(always)]
    pub fn epnum(&self) -> EPNUM_R {
        EPNUM_R::new(((self.bits >> 11) & 0x0f) as u8)
    }
    ///Bit 15 - Endpoint direction
    #[inline(always)]
    pub fn epdir(&self) -> EPDIR_R {
        EPDIR_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 17 - Low-speed device
    #[inline(always)]
    pub fn lsdev(&self) -> LSDEV_R {
        LSDEV_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bits 18:19 - Endpoint type
    #[inline(always)]
    pub fn eptyp(&self) -> EPTYP_R {
        EPTYP_R::new(((self.bits >> 18) & 3) as u8)
    }
    ///Bits 20:21 - Multi Count (MC) / Error Count (EC)
    #[inline(always)]
    pub fn mc(&self) -> MC_R {
        MC_R::new(((self.bits >> 20) & 3) as u8)
    }
    ///Bits 22:28 - Device address
    #[inline(always)]
    pub fn dad(&self) -> DAD_R {
        DAD_R::new(((self.bits >> 22) & 0x7f) as u8)
    }
    ///Bit 29 - Odd frame
    #[inline(always)]
    pub fn oddfrm(&self) -> ODDFRM_R {
        ODDFRM_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Channel disable
    #[inline(always)]
    pub fn chdis(&self) -> CHDIS_R {
        CHDIS_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Channel enable
    #[inline(always)]
    pub fn chena(&self) -> CHENA_R {
        CHENA_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CHAR")
            .field("mpsiz", &self.mpsiz())
            .field("epnum", &self.epnum())
            .field("epdir", &self.epdir())
            .field("lsdev", &self.lsdev())
            .field("eptyp", &self.eptyp())
            .field("mc", &self.mc())
            .field("dad", &self.dad())
            .field("oddfrm", &self.oddfrm())
            .field("chdis", &self.chdis())
            .field("chena", &self.chena())
            .finish()
    }
}
impl W {
    ///Bits 0:10 - Maximum packet size
    #[inline(always)]
    pub fn mpsiz(&mut self) -> MPSIZ_W<CHARrs> {
        MPSIZ_W::new(self, 0)
    }
    ///Bits 11:14 - Endpoint number
    #[inline(always)]
    pub fn epnum(&mut self) -> EPNUM_W<CHARrs> {
        EPNUM_W::new(self, 11)
    }
    ///Bit 15 - Endpoint direction
    #[inline(always)]
    pub fn epdir(&mut self) -> EPDIR_W<CHARrs> {
        EPDIR_W::new(self, 15)
    }
    ///Bit 17 - Low-speed device
    #[inline(always)]
    pub fn lsdev(&mut self) -> LSDEV_W<CHARrs> {
        LSDEV_W::new(self, 17)
    }
    ///Bits 18:19 - Endpoint type
    #[inline(always)]
    pub fn eptyp(&mut self) -> EPTYP_W<CHARrs> {
        EPTYP_W::new(self, 18)
    }
    ///Bits 20:21 - Multi Count (MC) / Error Count (EC)
    #[inline(always)]
    pub fn mc(&mut self) -> MC_W<CHARrs> {
        MC_W::new(self, 20)
    }
    ///Bits 22:28 - Device address
    #[inline(always)]
    pub fn dad(&mut self) -> DAD_W<CHARrs> {
        DAD_W::new(self, 22)
    }
    ///Bit 29 - Odd frame
    #[inline(always)]
    pub fn oddfrm(&mut self) -> ODDFRM_W<CHARrs> {
        ODDFRM_W::new(self, 29)
    }
    ///Bit 30 - Channel disable
    #[inline(always)]
    pub fn chdis(&mut self) -> CHDIS_W<CHARrs> {
        CHDIS_W::new(self, 30)
    }
    ///Bit 31 - Channel enable
    #[inline(always)]
    pub fn chena(&mut self) -> CHENA_W<CHARrs> {
        CHENA_W::new(self, 31)
    }
}
/**OTG_HS host channel-0 characteristics register

You can [`read`](crate::Reg::read) this register and get [`char::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`char::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct CHARrs;
impl crate::RegisterSpec for CHARrs {
    type Ux = u32;
}
///`read()` method returns [`char::R`](R) reader structure
impl crate::Readable for CHARrs {}
///`write(|w| ..)` method takes [`char::W`](W) writer structure
impl crate::Writable for CHARrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CHAR to value 0
impl crate::Resettable for CHARrs {}