stm32f103-pac 0.1.3

Peripheral Access Crate (PAC) for STM32F103
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

#[repr(C)]
#[doc = "Register block"]
pub struct RegisterBlock {
    fs_pcgcctl: FsPcgcctl,
}
impl RegisterBlock {
    #[doc = "0x00 - OTG_FS power and clock gating control register"]
    #[inline(always)]
    pub const fn fs_pcgcctl(&self) -> &FsPcgcctl {
        &self.fs_pcgcctl
    }
}
#[doc = "FS_PCGCCTL (rw) register accessor: OTG_FS power and clock gating control register\n\nYou can [`read`](crate::Reg::read) this register and get [`fs_pcgcctl::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`fs_pcgcctl::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fs_pcgcctl`] module"]
#[doc(alias = "FS_PCGCCTL")]
pub type FsPcgcctl = crate::Reg<fs_pcgcctl::FsPcgcctlSpec>;
#[doc = "OTG_FS power and clock gating control register"]
pub mod fs_pcgcctl;