stm32f103-pac 0.1.2

Peripheral Access Crate (PAC) for STM32F103
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

#[doc = "Register `CMAR7` reader"]
pub type R = crate::R<Cmar7Spec>;
#[doc = "Register `CMAR7` writer"]
pub type W = crate::W<Cmar7Spec>;
#[doc = "Field `MA` reader - Memory address"]
pub type MaR = crate::FieldReader<u32>;
#[doc = "Field `MA` writer - Memory address"]
pub type MaW<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    #[doc = "Bits 0:31 - Memory address"]
    #[inline(always)]
    pub fn ma(&self) -> MaR {
        MaR::new(self.bits)
    }
}
impl W {
    #[doc = "Bits 0:31 - Memory address"]
    #[inline(always)]
    pub fn ma(&mut self) -> MaW<'_, Cmar7Spec> {
        MaW::new(self, 0)
    }
}
#[doc = "DMA channel 7 memory address register\n\nYou can [`read`](crate::Reg::read) this register and get [`cmar7::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cmar7::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Cmar7Spec;
impl crate::RegisterSpec for Cmar7Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cmar7::R`](R) reader structure"]
impl crate::Readable for Cmar7Spec {}
#[doc = "`write(|w| ..)` method takes [`cmar7::W`](W) writer structure"]
impl crate::Writable for Cmar7Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets CMAR7 to value 0"]
impl crate::Resettable for Cmar7Spec {}