stm32f1 0.8.0

Device support crates for STM32F1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204

#[doc = r"Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r"Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::EXTICR2 {
    #[doc = r"Modifies the contents of the register"]
    #[inline(always)]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        self.register.set(f(&R { bits }, &mut W { bits }).bits);
    }
    #[doc = r"Reads the contents of the register"]
    #[inline(always)]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r"Writes to the register"]
    #[inline(always)]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        self.register.set(
            f(&mut W {
                bits: Self::reset_value(),
            })
            .bits,
        );
    }
    #[doc = r"Reset value of the register"]
    #[inline(always)]
    pub const fn reset_value() -> u32 {
        0
    }
    #[doc = r"Writes the reset value to the register"]
    #[inline(always)]
    pub fn reset(&self) {
        self.register.set(Self::reset_value())
    }
}
#[doc = r"Value of the field"]
pub struct EXTI4R {
    bits: u8,
}
impl EXTI4R {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r"Proxy"]
pub struct _EXTI4W<'a> {
    w: &'a mut W,
}
impl<'a> _EXTI4W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits &= !(0x0f << 0);
        self.w.bits |= ((value as u32) & 0x0f) << 0;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct EXTI5R {
    bits: u8,
}
impl EXTI5R {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r"Proxy"]
pub struct _EXTI5W<'a> {
    w: &'a mut W,
}
impl<'a> _EXTI5W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits &= !(0x0f << 4);
        self.w.bits |= ((value as u32) & 0x0f) << 4;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct EXTI6R {
    bits: u8,
}
impl EXTI6R {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r"Proxy"]
pub struct _EXTI6W<'a> {
    w: &'a mut W,
}
impl<'a> _EXTI6W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits &= !(0x0f << 8);
        self.w.bits |= ((value as u32) & 0x0f) << 8;
        self.w
    }
}
#[doc = r"Value of the field"]
pub struct EXTI7R {
    bits: u8,
}
impl EXTI7R {
    #[doc = r"Value of the field as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r"Proxy"]
pub struct _EXTI7W<'a> {
    w: &'a mut W,
}
impl<'a> _EXTI7W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits &= !(0x0f << 12);
        self.w.bits |= ((value as u32) & 0x0f) << 12;
        self.w
    }
}
impl R {
    #[doc = r"Value of the register as raw bits"]
    #[inline(always)]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:3 - EXTI4 configuration"]
    #[inline(always)]
    pub fn exti4(&self) -> EXTI4R {
        let bits = ((self.bits >> 0) & 0x0f) as u8;
        EXTI4R { bits }
    }
    #[doc = "Bits 4:7 - EXTI5 configuration"]
    #[inline(always)]
    pub fn exti5(&self) -> EXTI5R {
        let bits = ((self.bits >> 4) & 0x0f) as u8;
        EXTI5R { bits }
    }
    #[doc = "Bits 8:11 - EXTI6 configuration"]
    #[inline(always)]
    pub fn exti6(&self) -> EXTI6R {
        let bits = ((self.bits >> 8) & 0x0f) as u8;
        EXTI6R { bits }
    }
    #[doc = "Bits 12:15 - EXTI7 configuration"]
    #[inline(always)]
    pub fn exti7(&self) -> EXTI7R {
        let bits = ((self.bits >> 12) & 0x0f) as u8;
        EXTI7R { bits }
    }
}
impl W {
    #[doc = r"Writes raw bits to the register"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:3 - EXTI4 configuration"]
    #[inline(always)]
    pub fn exti4(&mut self) -> _EXTI4W {
        _EXTI4W { w: self }
    }
    #[doc = "Bits 4:7 - EXTI5 configuration"]
    #[inline(always)]
    pub fn exti5(&mut self) -> _EXTI5W {
        _EXTI5W { w: self }
    }
    #[doc = "Bits 8:11 - EXTI6 configuration"]
    #[inline(always)]
    pub fn exti6(&mut self) -> _EXTI6W {
        _EXTI6W { w: self }
    }
    #[doc = "Bits 12:15 - EXTI7 configuration"]
    #[inline(always)]
    pub fn exti7(&mut self) -> _EXTI7W {
        _EXTI7W { w: self }
    }
}