stm32f1-staging 0.20.0

Device support crates for STM32F1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

///Register `CNTH` reader
pub type R = crate::R<CNTHrs>;
///Register `CNTH` writer
pub type W = crate::W<CNTHrs>;
///Field `CNTH` reader - RTC counter register high
pub type CNTH_R = crate::FieldReader<u16>;
///Field `CNTH` writer - RTC counter register high
pub type CNTH_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16, crate::Safe>;
impl R {
    ///Bits 0:15 - RTC counter register high
    #[inline(always)]
    pub fn cnth(&self) -> CNTH_R {
        CNTH_R::new((self.bits & 0xffff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CNTH").field("cnth", &self.cnth()).finish()
    }
}
impl W {
    ///Bits 0:15 - RTC counter register high
    #[inline(always)]
    pub fn cnth(&mut self) -> CNTH_W<CNTHrs> {
        CNTH_W::new(self, 0)
    }
}
/**RTC Counter Register High

You can [`read`](crate::Reg::read) this register and get [`cnth::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cnth::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#RTC:CNTH)*/
pub struct CNTHrs;
impl crate::RegisterSpec for CNTHrs {
    type Ux = u32;
}
///`read()` method returns [`cnth::R`](R) reader structure
impl crate::Readable for CNTHrs {}
///`write(|w| ..)` method takes [`cnth::W`](W) writer structure
impl crate::Writable for CNTHrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CNTH to value 0
impl crate::Resettable for CNTHrs {}