stm32f1-staging 0.20.0

Device support crates for STM32F1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216

#[repr(C)]
#[derive(Debug)]
///Register block
pub struct RegisterBlock {
    dmabmr: DMABMR,
    dmatpdr: DMATPDR,
    dmarpdr: DMARPDR,
    dmardlar: DMARDLAR,
    dmatdlar: DMATDLAR,
    dmasr: DMASR,
    dmaomr: DMAOMR,
    dmaier: DMAIER,
    dmamfbocr: DMAMFBOCR,
    _reserved9: [u8; 0x24],
    dmachtdr: DMACHTDR,
    dmachrdr: DMACHRDR,
    dmachtbar: DMACHTBAR,
    dmachrbar: DMACHRBAR,
}
impl RegisterBlock {
    ///0x00 - Ethernet DMA bus mode register
    #[inline(always)]
    pub const fn dmabmr(&self) -> &DMABMR {
        &self.dmabmr
    }
    ///0x04 - Ethernet DMA transmit poll demand register
    #[inline(always)]
    pub const fn dmatpdr(&self) -> &DMATPDR {
        &self.dmatpdr
    }
    ///0x08 - EHERNET DMA receive poll demand register
    #[inline(always)]
    pub const fn dmarpdr(&self) -> &DMARPDR {
        &self.dmarpdr
    }
    ///0x0c - Ethernet DMA receive descriptor list address register
    #[inline(always)]
    pub const fn dmardlar(&self) -> &DMARDLAR {
        &self.dmardlar
    }
    ///0x10 - Ethernet DMA transmit descriptor list address register
    #[inline(always)]
    pub const fn dmatdlar(&self) -> &DMATDLAR {
        &self.dmatdlar
    }
    ///0x14 - Ethernet DMA status register
    #[inline(always)]
    pub const fn dmasr(&self) -> &DMASR {
        &self.dmasr
    }
    ///0x18 - Ethernet DMA operation mode register
    #[inline(always)]
    pub const fn dmaomr(&self) -> &DMAOMR {
        &self.dmaomr
    }
    ///0x1c - Ethernet DMA interrupt enable register
    #[inline(always)]
    pub const fn dmaier(&self) -> &DMAIER {
        &self.dmaier
    }
    ///0x20 - Ethernet DMA missed frame and buffer overflow counter register
    #[inline(always)]
    pub const fn dmamfbocr(&self) -> &DMAMFBOCR {
        &self.dmamfbocr
    }
    ///0x48 - Ethernet DMA current host transmit descriptor register
    #[inline(always)]
    pub const fn dmachtdr(&self) -> &DMACHTDR {
        &self.dmachtdr
    }
    ///0x4c - Ethernet DMA current host receive descriptor register
    #[inline(always)]
    pub const fn dmachrdr(&self) -> &DMACHRDR {
        &self.dmachrdr
    }
    ///0x50 - Ethernet DMA current host transmit buffer address register
    #[inline(always)]
    pub const fn dmachtbar(&self) -> &DMACHTBAR {
        &self.dmachtbar
    }
    ///0x54 - Ethernet DMA current host receive buffer address register
    #[inline(always)]
    pub const fn dmachrbar(&self) -> &DMACHRBAR {
        &self.dmachrbar
    }
}
/**DMABMR (rw) register accessor: Ethernet DMA bus mode register

You can [`read`](crate::Reg::read) this register and get [`dmabmr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmabmr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMABMR)

For information about available fields see [`mod@dmabmr`] module*/
pub type DMABMR = crate::Reg<dmabmr::DMABMRrs>;
///Ethernet DMA bus mode register
pub mod dmabmr;
/**DMATPDR (rw) register accessor: Ethernet DMA transmit poll demand register

You can [`read`](crate::Reg::read) this register and get [`dmatpdr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmatpdr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMATPDR)

For information about available fields see [`mod@dmatpdr`] module*/
pub type DMATPDR = crate::Reg<dmatpdr::DMATPDRrs>;
///Ethernet DMA transmit poll demand register
pub mod dmatpdr;
/**DMARPDR (rw) register accessor: EHERNET DMA receive poll demand register

You can [`read`](crate::Reg::read) this register and get [`dmarpdr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmarpdr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMARPDR)

For information about available fields see [`mod@dmarpdr`] module*/
pub type DMARPDR = crate::Reg<dmarpdr::DMARPDRrs>;
///EHERNET DMA receive poll demand register
pub mod dmarpdr;
/**DMARDLAR (rw) register accessor: Ethernet DMA receive descriptor list address register

You can [`read`](crate::Reg::read) this register and get [`dmardlar::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmardlar::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMARDLAR)

For information about available fields see [`mod@dmardlar`] module*/
pub type DMARDLAR = crate::Reg<dmardlar::DMARDLARrs>;
///Ethernet DMA receive descriptor list address register
pub mod dmardlar;
/**DMATDLAR (rw) register accessor: Ethernet DMA transmit descriptor list address register

You can [`read`](crate::Reg::read) this register and get [`dmatdlar::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmatdlar::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMATDLAR)

For information about available fields see [`mod@dmatdlar`] module*/
pub type DMATDLAR = crate::Reg<dmatdlar::DMATDLARrs>;
///Ethernet DMA transmit descriptor list address register
pub mod dmatdlar;
/**DMASR (rw) register accessor: Ethernet DMA status register

You can [`read`](crate::Reg::read) this register and get [`dmasr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmasr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMASR)

For information about available fields see [`mod@dmasr`] module*/
pub type DMASR = crate::Reg<dmasr::DMASRrs>;
///Ethernet DMA status register
pub mod dmasr;
/**DMAOMR (rw) register accessor: Ethernet DMA operation mode register

You can [`read`](crate::Reg::read) this register and get [`dmaomr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmaomr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMAOMR)

For information about available fields see [`mod@dmaomr`] module*/
pub type DMAOMR = crate::Reg<dmaomr::DMAOMRrs>;
///Ethernet DMA operation mode register
pub mod dmaomr;
/**DMAIER (rw) register accessor: Ethernet DMA interrupt enable register

You can [`read`](crate::Reg::read) this register and get [`dmaier::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dmaier::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMAIER)

For information about available fields see [`mod@dmaier`] module*/
pub type DMAIER = crate::Reg<dmaier::DMAIERrs>;
///Ethernet DMA interrupt enable register
pub mod dmaier;
/**DMAMFBOCR (r) register accessor: Ethernet DMA missed frame and buffer overflow counter register

You can [`read`](crate::Reg::read) this register and get [`dmamfbocr::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMAMFBOCR)

For information about available fields see [`mod@dmamfbocr`] module*/
pub type DMAMFBOCR = crate::Reg<dmamfbocr::DMAMFBOCRrs>;
///Ethernet DMA missed frame and buffer overflow counter register
pub mod dmamfbocr;
/**DMACHTDR (r) register accessor: Ethernet DMA current host transmit descriptor register

You can [`read`](crate::Reg::read) this register and get [`dmachtdr::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMACHTDR)

For information about available fields see [`mod@dmachtdr`] module*/
pub type DMACHTDR = crate::Reg<dmachtdr::DMACHTDRrs>;
///Ethernet DMA current host transmit descriptor register
pub mod dmachtdr;
/**DMACHRDR (r) register accessor: Ethernet DMA current host receive descriptor register

You can [`read`](crate::Reg::read) this register and get [`dmachrdr::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMACHRDR)

For information about available fields see [`mod@dmachrdr`] module*/
pub type DMACHRDR = crate::Reg<dmachrdr::DMACHRDRrs>;
///Ethernet DMA current host receive descriptor register
pub mod dmachrdr;
/**DMACHTBAR (r) register accessor: Ethernet DMA current host transmit buffer address register

You can [`read`](crate::Reg::read) this register and get [`dmachtbar::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMACHTBAR)

For information about available fields see [`mod@dmachtbar`] module*/
pub type DMACHTBAR = crate::Reg<dmachtbar::DMACHTBARrs>;
///Ethernet DMA current host transmit buffer address register
pub mod dmachtbar;
/**DMACHRBAR (r) register accessor: Ethernet DMA current host receive buffer address register

You can [`read`](crate::Reg::read) this register and get [`dmachrbar::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F101.html#Ethernet_DMA:DMACHRBAR)

For information about available fields see [`mod@dmachrbar`] module*/
pub type DMACHRBAR = crate::Reg<dmachrbar::DMACHRBARrs>;
///Ethernet DMA current host receive buffer address register
pub mod dmachrbar;