stm32f1-hal 0.12.2

HAL for the STM32F1 family
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

use super::*;
use core::marker::PhantomData;
use embedded_hal::{digital::OutputPin, spi::SpiDevice};
use fugit::NanosDurationU32;
use os_trait::{Mutex, OsInterface};

// Mutex device -----------------------------------------------------

pub struct SpiMutexDevice<OS: OsInterface, CS, BUS, W> {
    bus: Arc<Mutex<OS, BUS>>,
    cs: CS,
    cs_delay: NanosDurationU32,
    mode: Mode,
    freq: KilohertzU32,
    id: u8,
    _w: PhantomData<W>,
}

impl<OS, CS, BUS, W> SpiMutexDevice<OS, CS, BUS, W>
where
    OS: OsInterface,
    BUS: SpiBusInterface,
    CS: OutputPin,
    W: Word,
{
    pub fn new(
        bus: Arc<Mutex<OS, BUS>>,
        cs: CS,
        cs_delay: NanosDurationU32,
        mode: Mode,
        freq: KilohertzU32,
        id: u8,
    ) -> Self {
        Self {
            bus,
            cs,
            cs_delay,
            mode,
            freq,
            id,
            _w: PhantomData,
        }
    }
}

impl<OS, CS, BUS, W> SpiDevice<W> for SpiMutexDevice<OS, CS, BUS, W>
where
    OS: OsInterface,
    BUS: SpiBusInterface,
    CS: OutputPin,
    W: Word,
{
    fn transaction(&mut self, operations: &mut [Operation<'_, W>]) -> Result<(), Self::Error> {
        let mut bus = self.bus.lock();
        bus.config::<W>(self.mode, self.freq, self.id);
        self.cs.set_low().map_err(|_| Error::ChipSelectFault)?;
        let ns = self.cs_delay.ticks();
        if ns > 0 {
            OS::delay().delay_ns(ns);
        }
        let result = bus.transaction(operations);
        if ns > 0 {
            OS::delay().delay_ns(ns);
        }
        self.cs.set_high().map_err(|_| Error::ChipSelectFault)?;
        result
    }
}

impl<OS, CS, BUS, W> ErrorType for SpiMutexDevice<OS, CS, BUS, W>
where
    OS: OsInterface,
    BUS: SpiBusInterface,
    CS: OutputPin,
    W: Word,
{
    type Error = Error;
}

// Sole device ------------------------------------------------------

pub struct SpiSoleDevice<OS: OsInterface, CS, BUS, W> {
    bus: BUS,
    cs: CS,
    cs_delay: NanosDurationU32,
    _os: PhantomData<OS>,
    _w: PhantomData<W>,
}

impl<OS, CS, BUS, W> SpiSoleDevice<OS, CS, BUS, W>
where
    OS: OsInterface,
    BUS: SpiBusInterface,
    CS: OutputPin,
    W: Word,
{
    pub fn new(bus: BUS, cs: CS, cs_delay: NanosDurationU32) -> Self {
        Self {
            bus,
            cs,
            cs_delay,
            _os: PhantomData,
            _w: PhantomData,
        }
    }
}

impl<OS, CS, BUS, W> SpiDevice<W> for SpiSoleDevice<OS, CS, BUS, W>
where
    OS: OsInterface,
    BUS: SpiBusInterface,
    CS: OutputPin,
    W: Word,
{
    fn transaction(&mut self, operations: &mut [Operation<'_, W>]) -> Result<(), Self::Error> {
        self.cs.set_low().map_err(|_| Error::ChipSelectFault)?;
        let ns = self.cs_delay.ticks();
        if ns > 0 {
            OS::delay().delay_ns(ns);
        }
        let result = self.bus.transaction(operations);
        if ns > 0 {
            OS::delay().delay_ns(ns);
        }
        self.cs.set_high().map_err(|_| Error::ChipSelectFault)?;
        result
    }
}

impl<OS, CS, BUS, W> ErrorType for SpiSoleDevice<OS, CS, BUS, W>
where
    OS: OsInterface,
    BUS: SpiBusInterface,
    CS: OutputPin,
    W: Word,
{
    type Error = Error;
}