stm32-hrtim 0.2.0

STM32 HRTIM peripheral driver
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236

use core::marker::PhantomData;

use crate::ext::{Cmp, MasterExt};
#[cfg(feature = "hrtim_v2")]
use crate::pac::{HRTIM_TIMA, HRTIM_TIMB, HRTIM_TIMC, HRTIM_TIMD, HRTIM_TIME, HRTIM_TIMF};
use crate::timer::{Instance, InstanceX};
use crate::{pac::HRTIM_MASTER, DacStepTrigger, NoDacTrigger};

pub trait HrCompareRegister {
    fn get_duty(&self) -> u16;
    fn set_duty(&mut self, duty: u16);
}

pub struct Cmp1;
pub struct Cmp2;
pub struct Cmp3;
pub struct Cmp4;

pub trait CmpExt {
    const CMP: Cmp;
}

impl CmpExt for Cmp1 {
    const CMP: Cmp = Cmp::Cmp1;
}
impl CmpExt for Cmp2 {
    const CMP: Cmp = Cmp::Cmp2;
}
impl CmpExt for Cmp3 {
    const CMP: Cmp = Cmp::Cmp3;
}
impl CmpExt for Cmp4 {
    const CMP: Cmp = Cmp::Cmp4;
}

pub struct HrCr<TIM, PSCL, CMP, DacStp: DacStepTrigger = NoDacTrigger>(
    PhantomData<(TIM, PSCL, CMP, DacStp)>,
);
pub type HrCr1<TIM, PSCL, DacStp = NoDacTrigger> = HrCr<TIM, PSCL, Cmp1, DacStp>;
pub type HrCr2<TIM, PSCL, DacStp = NoDacTrigger> = HrCr<TIM, PSCL, Cmp2, DacStp>;
pub type HrCr3<TIM, PSCL, DacStp = NoDacTrigger> = HrCr<TIM, PSCL, Cmp3, DacStp>;
pub type HrCr4<TIM, PSCL, DacStp = NoDacTrigger> = HrCr<TIM, PSCL, Cmp4, DacStp>;

#[cfg(feature = "stm32g4")]
use super::adc_trigger::{
    AdcTrigger13 as Adc13, AdcTrigger24 as Adc24, AdcTrigger579 as Adc579,
    AdcTrigger6810 as Adc6810,
};

impl<TIM: Instance, PSCL, CMP: CmpExt, S: DacStepTrigger> HrCompareRegister
    for HrCr<TIM, PSCL, CMP, S>
{
    fn get_duty(&self) -> u16 {
        let tim = unsafe { &*TIM::ptr() };

        tim.cmpr(CMP::CMP).read().cmp().bits()
    }
    fn set_duty(&mut self, duty: u16) {
        let tim = unsafe { &*TIM::ptr() };

        tim.cmpr(CMP::CMP).write(|w| unsafe { w.cmp().bits(duty) });
    }
}

macro_rules! hrtim_cr_helper {
    (HRTIM_MASTER: $cr_type:ident:
        [$(($Trigger:ty: $trigger_bits:expr)),*],
        [$(($event_dst:ident, $tim_event_index:expr)),*],
    ) => {
        // Strip bit_index since master timer has other bits that are common across all destinations
        hrtim_cr_helper!(HRTIM_MASTER: $cr_type: [$(($Trigger: $trigger_bits)),*], [$(($event_dst, $tim_event_index)),*]);
    };

    ($TIMX:ident: $cr_type:ident:
        [$(($Trigger:ty: $trigger_bits:expr)),*],
        [$(($event_dst:ident, $tim_event_index:expr)),*]
    ) => {
        $(
            /// Compare match event for neighbor timer
            impl<PSCL> super::event::EventSource<$event_dst, PSCL> for $cr_type<$TIMX, PSCL> {
                const BITS: u32 = 1 << ($tim_event_index + 11); // TIMEVNT1 is at bit 12, TIMEVNT2 at bit 13 etc
            }
        )*

        $(
            impl<PSCL> $Trigger for $cr_type<$TIMX, PSCL> {
                const BITS: u32 = $trigger_bits;
            }
        )*
    };
}

macro_rules! hrtim_cr {
    ($($TIMX:ident: [
        [$(($cr1_trigger:ident: $cr1_trigger_bits:expr)),*], [$(($cr1_event_dst:ident, $cr1_tim_event_index:expr)),*],
        [$(($cr2_trigger:ident: $cr2_trigger_bits:expr)),*], [$(($cr2_event_dst:ident, $cr2_tim_event_index:expr)),*],
        [$(($cr3_trigger:ident: $cr3_trigger_bits:expr)),*], [$(($cr3_event_dst:ident, $cr3_tim_event_index:expr)),*],
        [$(($cr4_trigger:ident: $cr4_trigger_bits:expr)),*], [$(($cr4_event_dst:ident, $cr4_tim_event_index:expr)),*]
    ]),+) => {$(
        hrtim_cr_helper!($TIMX: HrCr1: [$(($cr1_trigger: $cr1_trigger_bits)),*], [$(($cr1_event_dst, $cr1_tim_event_index)),*]);
        hrtim_cr_helper!($TIMX: HrCr2: [$(($cr2_trigger: $cr2_trigger_bits)),*], [$(($cr2_event_dst, $cr2_tim_event_index)),*]);
        hrtim_cr_helper!($TIMX: HrCr3: [$(($cr3_trigger: $cr3_trigger_bits)),*], [$(($cr3_event_dst, $cr3_tim_event_index)),*]);
        hrtim_cr_helper!($TIMX: HrCr4: [$(($cr4_trigger: $cr4_trigger_bits)),*], [$(($cr4_event_dst, $cr4_tim_event_index)),*]);
    )+};
}

// See RM0440 Table 218. 'Events mapping across timer A to F'
#[cfg(feature = "stm32g4")]
hrtim_cr! {
    HRTIM_MASTER: [
        [(Adc13: 1 << 0),  (Adc24: 1 << 0),  (Adc579: 0),  (Adc6810: 0) ], [],
        [(Adc13: 1 << 1),  (Adc24: 1 << 1),  (Adc579: 1),  (Adc6810: 1) ], [],
        [(Adc13: 1 << 2),  (Adc24: 1 << 2),  (Adc579: 2),  (Adc6810: 2) ], [],
        [(Adc13: 1 << 3),  (Adc24: 1 << 3),  (Adc579: 3),  (Adc6810: 3) ], []
    ],

    HRTIM_TIMA: [
        [                                                               ], [(HRTIM_TIMB, 1), (HRTIM_TIMD, 1)                  ],
        [                  (Adc24: 1 << 10),               (Adc6810: 10)], [(HRTIM_TIMB, 2), (HRTIM_TIMC, 1)                  ],
        [(Adc13: 1 << 11),                   (Adc579: 10)               ], [(HRTIM_TIMC, 2), (HRTIM_TIMF, 1)                  ],
        [(Adc13: 1 << 12), (Adc24: 1 << 12), (Adc579: 11), (Adc6810: 11)], [(HRTIM_TIMD, 2), (HRTIM_TIME, 1)                  ]
    ],

    HRTIM_TIMB: [
        [                                                               ], [(HRTIM_TIMA, 1), (HRTIM_TIMF, 2)                 ],
        [                  (Adc24: 1 << 14),               (Adc6810: 13)], [(HRTIM_TIMA, 2), (HRTIM_TIMC, 3), (HRTIM_TIMD, 3)],
        [(Adc13: 1 << 16),                   (Adc579: 14)               ], [(HRTIM_TIMC, 4), (HRTIM_TIME, 2)                 ],
        [(Adc13: 1 << 17), (Adc24: 1 << 16), (Adc579: 15), (Adc6810: 14)], [(HRTIM_TIMD, 4), (HRTIM_TIME, 3), (HRTIM_TIMF, 3)]
    ],

    HRTIM_TIMC: [
        [                                                               ], [(HRTIM_TIME, 4), (HRTIM_TIMF, 4)                 ],
        [                  (Adc24: 1 << 18),               (Adc6810: 16)], [(HRTIM_TIMA, 3), (HRTIM_TIME, 5)                 ],
        [(Adc13: 1 << 21),                   (Adc579: 18)               ], [(HRTIM_TIMA, 4), (HRTIM_TIMB, 3)                 ],
        [(Adc13: 1 << 22), (Adc24: 1 << 20), (Adc579: 19), (Adc6810: 17)], [(HRTIM_TIMB, 4), (HRTIM_TIMD, 5), (HRTIM_TIMF, 5)]
    ],

    HRTIM_TIMD: [
        [                                                               ], [(HRTIM_TIMA, 5), (HRTIM_TIME, 6)                 ],
        [                  (Adc24: 1 << 23),               (Adc6810: 20)], [(HRTIM_TIMA, 6), (HRTIM_TIMC, 5), (HRTIM_TIME, 7)],
        [(Adc13: 1 << 25),                   (Adc579: 21)               ], [(HRTIM_TIMB, 5), (HRTIM_TIMF, 6)                 ],
        [(Adc13: 1 << 26), (Adc24: 1 << 25), (Adc579: 22), (Adc6810: 21)], [(HRTIM_TIMB, 6), (HRTIM_TIMC, 6), (HRTIM_TIMF, 7)]
    ],

    HRTIM_TIME: [
        [                                                               ], [(HRTIM_TIMB, 7), (HRTIM_TIMD, 6)                 ],
        [                  (Adc24: 1 << 28),               (Adc6810: 24)], [(HRTIM_TIMB, 8), (HRTIM_TIMF, 8)                 ],
        [(Adc13: 1 << 29), (Adc24: 1 << 29), (Adc579: 24), (Adc6810: 25)], [(HRTIM_TIMA, 7), (HRTIM_TIMC, 7), (HRTIM_TIMF, 9)],
        [(Adc13: 1 << 30), (Adc24: 1 << 30), (Adc579: 25), (Adc6810: 26)], [(HRTIM_TIMA, 8), (HRTIM_TIMC, 8), (HRTIM_TIMD, 7)]
    ],

    HRTIM_TIMF: [
        [                  (Adc24: 1 << 15)                             ], [(HRTIM_TIMD, 8)                                  ],
        [(Adc13: 1 << 10), (Adc24: 1 << 11), (Adc579: 27), (Adc6810: 28)], [(HRTIM_TIMC, 9)                                  ],
        [(Adc13: 1 << 15),                   (Adc579: 28), (Adc6810: 29)], [(HRTIM_TIMB, 9), (HRTIM_TIMD, 9), (HRTIM_TIME, 8)],
        [(Adc13: 1 << 20), (Adc24: 1 << 19), (Adc579: 29), (Adc6810: 30)], [(HRTIM_TIMA, 9), (HRTIM_TIME, 9)                 ]
    ]
}

// TODO: Populate more things
#[cfg(any(feature = "stm32f3", feature = "stm32h7"))]
hrtim_cr! {
    HRTIM_MASTER: [
        [], [],
        [], [],
        [], [],
        [], []
    ],

    HRTIM_TIMA: [
        [], [],
        [], [],
        [], [],
        [], []
    ],

    HRTIM_TIMB: [
        [], [],
        [], [],
        [], [],
        [], []
    ],

    HRTIM_TIMC: [
        [], [],
        [], [],
        [], [],
        [], []
    ],

    HRTIM_TIMD: [
        [], [],
        [], [],
        [], [],
        [], []
    ],

    HRTIM_TIME: [
        [], [],
        [], [],
        [], [],
        [], []
    ]
}

/// Compare match event for neighbor timer
impl<DST, PSCL, CMP: CmpExt> super::event::EventSource<DST, PSCL>
    for HrCr<HRTIM_MASTER, PSCL, CMP>
{
    const BITS: u32 = 1 << (CMP::CMP as u8 + 8); // MSTCMP1 is at bit 8 etc
}

impl<DST, PSCL, CMP: CmpExt> super::event::TimerResetEventSource<DST, PSCL>
    for HrCr<HRTIM_MASTER, PSCL, CMP>
{
    const BITS: u32 = 1 << (CMP::CMP as u8 + 5); // MSTCMP1 is at bit 5
}

/// Compare match event
impl<TIM: InstanceX, PSCL, CMP: CmpExt> super::event::EventSource<TIM, PSCL>
    for HrCr<TIM, PSCL, CMP>
{
    const BITS: u32 = 1 << (CMP::CMP as u8 + 3);
}

impl<TIM: InstanceX, DST, PSCL> super::event::TimerResetEventSource<DST, PSCL>
    for HrCr2<TIM, PSCL>
{
    const BITS: u32 = 1 << 2;
}

impl<TIM: InstanceX, DST, PSCL> super::event::TimerResetEventSource<DST, PSCL>
    for HrCr4<TIM, PSCL>
{
    const BITS: u32 = 1 << 3;
}