saml10e16a 0.2.0

Rust Peripheral Access Crate for the Atmel SAML10E16A
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

#[doc = "Writer for register DSCC"]
pub type W = crate::W<u32, super::DSCC>;
#[doc = "Register DSCC `reset()`'s with value 0"]
impl crate::ResetValue for super::DSCC {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Write proxy for field `DSCKEY`"]
pub struct DSCKEY_W<'a> {
    w: &'a mut W,
}
impl<'a> DSCKEY_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x3fff_ffff) | ((value as u32) & 0x3fff_ffff);
        self.w
    }
}
#[doc = "Write proxy for field `DSCEN`"]
pub struct DSCEN_W<'a> {
    w: &'a mut W,
}
impl<'a> DSCEN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31);
        self.w
    }
}
impl W {
    #[doc = "Bits 0:29 - Data Scramble Key"]
    #[inline(always)]
    pub fn dsckey(&mut self) -> DSCKEY_W {
        DSCKEY_W { w: self }
    }
    #[doc = "Bit 31 - Data Scramble Enable"]
    #[inline(always)]
    pub fn dscen(&mut self) -> DSCEN_W {
        DSCEN_W { w: self }
    }
}