rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

//! Instruction pipelines.
//!
//! A shared front end (fetch, decode, rename) feeds either the in-order or
//! the out-of-order back end through inter-stage latches. The reorder
//! buffer, rename structures and load/store queues are shared by both.

pub mod backend;

pub mod engine;

pub mod exception;

pub mod frontend;

pub mod latches;

pub mod lsq;

pub mod mailbox;

pub mod outstanding;

pub mod rename;

pub mod rob;

pub mod snapshot;

pub mod squash;