rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
//! Pipeline behaviour: CSRs, traps, serialization, widths and stalls.

pub mod committed_prediction_stats;
pub mod csr_head_execution;
pub mod csr_ordering;
pub mod drain;
pub mod execute_trigger;
pub mod fault_precedence;
pub mod illegal_system;
pub mod inorder_units;
pub mod pipeline_stats;
pub mod stage_widths;
pub mod trap_latency;
pub mod unit_status;
pub mod wfi_wake;
pub mod writeback_width;
pub mod xret_squash;