rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

//! System-on-chip components.
//!
//! The bus, the caches, the coherence fabric, the memory controllers and
//! the MMIO devices.
//!
//! The [`uncore::Uncore`] owns them; `crate::system::SystemState` pairs it
//! with the harts and cores.

pub mod bus;

pub mod cache;

pub mod coherence;

pub mod devices;

pub mod memory;

pub mod topology;

pub mod traits;

pub mod uncore;